RTL Design of RGB to YUV

Use VCS and Verdi to implement RGB to YUV

實驗日期:2024.05.06

學號姓名:B092040016 陳昱逢


實驗內容及過程

▶ <u>主要內容</u>:使用 Verilog 撰寫 RGB to YUV 電路,並使用提供的 testbench.v 測試實作是否正確。

▶ <u>主要過程</u>: 利用前一次的實驗的排程結果,我先分別畫出 Scheduling, Allocation, Datapath 以及 STG and State Table 等圖片,接著參考提供的 Verilog code 一步步實作出完整電路並測試成功。


實驗過程-Scheduling


首先根據前一次的實驗排程結果,畫出我 的 Scheduling 圖:



實驗過程-Allocation


接著做 Allocation ,最後整理得出右圖:





實驗過程-Datapath

根據 Allocation 結果,畫出 Datapath:



實驗過程-STG and state table

接著畫出 STG and state table, 以便寫控制訊號:

9 (S.)	Prevent	Input	Next State	Control Signals								
(S.) Pred sta	state			*	12	r3	r4	15	rb	RDM	done	
(S.)		Start=0	So	1	,	1						
Y	50	Start =	51			100	0	D	9		0	
(S,)	SI	-	Sz	0	0	0	1	0	0	000	0	
•	Sz	-	S3	0	0	0	0	1	0	00	0	
(S+)	S3	-	S4	0	0	0	1	1	0	010	0	
*	SA	-	55	0	0	0	1	1	0	011	0	
(S _s)	SF	-	56	0	0	0	0	0	1	100	0	
C	Sb	-	57	0	0	0	0	1	1	10	0	
(S.)	Sı	- 4	S8	1	0	D	0	0	1	101	0	
(S_1)	S8	-	59	0	1	0	0	1	0	110	0	
7	Sa		510	1	0	1	0	จ	0	111	0	
Si	Sio	-	511	1	0	0	0	0	0	-	0	
28)	Su		So	1	0	0	0	0	0	_	1	

Present	Input	Next	Control Signals									
state	444	State	M	N	M3	M4	M5	Mb	M7	8M	MA	
,	Start=0	So				00	0	0				
50	Start=1	51				00	•	•				
SI	-	S	(0	-	-		1	-	0	-	-	
Sı		Sz	01	1	1	-	1	-	-	0	-	
S3		SA	00	-11	10	-	-	-	1	0	-	
SA	-	55	10	-11	0	-	-	-	1	0	-	
SF	-	56	01	-	-	-	-	_	-	-	0	
Sb	•	57	00	(0	00	-	-	-	-	1	0	
Sı		S8	10	00	00	01	-	-	-	-	1	
S ₈	-	Sa	0	10	00	-	1	-	-	0	-	
Sq		510	00	(0	01	01	-	1	-	-	-	
Sio		511		00	01	10	-	-	-		-	
Su		So	-	01	10	10)	1	1-	-	-	

參考提供的程式碼,先定義基本模組,其中我設計的 ROM 的值如最右邊的圖,轉換成二進制寫入在 ROM 的 module中,基本模組的 Verilog code 如下:

Adder:

Multiplier:

Register:

ROM:

```
module ROM (clk, addr, data);
    input clk;
    input [2:0] addr;
    output reg [8:0] data;
    always @(*)
    begin
        case(addr)
        3'b000: data <= 9'b001001100;
        3'b001: data <= 9'b010010110;
        3'b010: data <= 9'b000011101;
        3'b011: data <= 9'b111010101;
        3'b100: data <= 9'b110101100:
        3'b101: data <= 9'b0100000000;
        3'b110: data <= 9'b110010101;
        3'b111: data <= 9'b111101100;
        endcase
    end
endmodule
```

ROM 設計方式:

address	value			
000	0.299			
100	0.587			
010	0.114			
011	-0.169			
100	-0.331			
101	0.2			
110	-0.419			
111	0,08			

我的電路設計中有接收 2 個訊號的多工器,因此參考老師提供的 MUX3、MUX4 的程式碼,撰寫出 MUX2 ,Multiplexer 的邏輯蠻類似的,其中 S 為控制訊號,控制要使用哪一個輸入作為輸出。以下為 Multiplexer 接收不同數量輸入的程式碼:

MUX2:

```
F MUX2.v
     `define bits 9
     module MUX2 (
         input [`bits-1:0] A, B,
         input S,
         output reg [`bits-1:0] Y
     );
         always @(*) begin
             case (S)
                 1'b0: Y = A;
                  1'b1: Y = B;
 11
                  default : Y = A;
 12
             endcase
 13
         end
     endmodule
```

MUX3:

```
■ MUX3.v
  D:\Desktop\IC_LAB\Lab3\MUX3.v
     module MUX3 (
          input [`bits-1:0] A, B, C,
          input [1:0] S,
          output reg [`bits-1:0] Y
          always @(*) begin
              case (S)
                  2'b00: Y = A;
                  2'b01: Y = B;
 11
                  2'b10: Y = C;
                  default : Y = A;
 12
              endcase
          end
     endmodule
```

MUX4:

```
■ MUX4.v
     `define bits 9
     module MUX4 (
         input [`bits-1:0] A, B, C, D,
         input [1:0] S,
         output reg [`bits-1:0] Y
 6 ·);
         always @(*) begin
             case (S)
                 2'b00: Y = A;
                 2'b01: Y = B;
11
                 2'b10: Y = C;
 12
                 2'b11: Y = D;
             endcase
         end
     endmodule
```

使用先前定義的基本模組,根據自己設計出的 Datapath 撰寫程式碼,這裡主要要注意的是,輸入是接到哪裡的輸出,或是輸出又是輸出到哪裡。

Datapath:

```
`timescale 1ns/1ps
 `define bits 9
module Datapath (inportR, inportG, inportB, control, clk, rst_n, outportY, outportU, outportV, done);
    input [`bits-1:0] inportR, inportG, inportB;
    input [21:0] control;
    input clk, rst n, done;
    output [`bits-1:0] outportY, outportU, outportV;
    wire [`bits-1:0] M1_OUT, M2_OUT, M3_OUT, M4_OUT, M5_OUT, M6_OUT, M7_OUT;
    wire [`bits-1:0] M8_OUT, M9_OUT, Fadd, Fmul, R1, R2, R3, R4, R5, R6, data;
    Register r1( .D(M4 OUT), .reset(rst n), .clk(clk), .load(control[21:21]), .O(R1) );
    Register r2( .D(M5_OUT), .reset(rst_n), .clk(clk), .load(control[20:20]), .Q(R2) );
    Register r3( .D(M6_OUT), .reset(rst_n), .clk(clk), .load(control[19:19]), .Q(R3) );
    Register r4( .D(M7 OUT), .reset(rst n), .clk(clk), .load(control[18:18]), .Q(R4) );
    Register r5( .D(M8_OUT), .reset(rst_n), .clk(clk), .load(control[17:17]), .Q(R5) );
    Register r6( .D(M9 OUT), .reset(rst n), .clk(clk), .load(control[16:16]), .Q(R6) );
    MUX3 M1 ( .A(R3), .B(R2), .C(R1), .S(control[12:11]), .Y(M1_OUT) );
    MUX4 M2 ( .A(9'b010000000), .B(R3), .C(R5), .D(R4), .S(control[10:9]), .Y(M2_OUT) );
    MUX3 M3 ( .A(R6), .B(R1), .C(R5), .S(control[8:7]), .Y(M3 OUT) );
    MUX3 M4 ( .A(inportR), .B(Fmul), .C(Fadd), .S(control[6:5]), .Y(M4 OUT) );
    MUX2 M5 ( .A(inportG), .B(Fadd), .S(control[4:4]), .Y(M5_OUT) );
    MUX2 M6 ( .A(inportB), .B(Fadd), .S(control[3:3]), .Y(M6 OUT) );
    MUX2 M7 ( .A(Fmul), .B(Fadd), .S(control[2:2]), .Y(M7_OUT) );
    MUX2 M8 ( .A(Fmul), .B(Fadd), .S(control[1:1]), .Y(M8_OUT) );
    MUX2 M9 ( .A(Fmul), .B(Fadd), .S(control[0:0]), .Y(M9 OUT) );
    Mul FU1 ( .A(M1_OUT), .B(data), .Mul(Fmul) );
    Add FU2 ( .A(M2_OUT), .B(M3_OUT), .Add(Fadd) );
    ROM FU3 ( .clk(clk), .addr(control[15:13]), .data(data) );
    Register r7(R4, rst n, clk, done, outportY);
    Register r9(R2, rst_n, clk, done, outportU);
    Register r8(R1, rst n, clk, done, outportV);
endmodule
```

Controller:

此圖為 Controller 的程式碼,主要根據 state table 分別去設定每個 state 所需的控制訊號,以確保運算正確。

```
`timescale 1ns/1ps
                                                                                        begin
define bits 9
                                                                                            control = 22'b0_0_0_1_1_0_011_10_11_10_00_0_0_1_0_0;
                                                                                            done = 1'b0;
define 50 4'b0000
                                                                                            Next_State = `S5;
define S1 4'b0001
                                                                                         end
define S2 4'b0010
define S3 4'b0011
                                                                                        begin
define S4 4'b0100
                                                                                            control = 22'b0_0_0_0_0_1_100_01_00_00_00_0_0_0_0;
define S5 4'b0101
                                                                                            done = 1'b0;
define S6 4'b0110
                                                                                            Next_State = `S6;
define S7 4'b0111
define S8 4'b1000
define S9 4'b1001
                                                                                            control = 22'b0 0 0 0 1 1 101 00 10 00 00 0 0 0 1 0;
define S10 4'b1010
                                                                                            done = 1'b0;
define S11 4'b1011
                                                                                            Next_State = `S7;
module Controller ( start, rst_n, clk, done, control);
   input start, rst_n, clk;
   output reg done;
   output reg [21:0] control;
                                                                                            control = 22'b1_0_0_0_0_1_101_10_00_00_01_0_0_0_1;
   reg [3:0] Current_State, Next_State;
                                                                                            done = 1'b0;
   always @(posedge clk or negedge rst_n) begin
                                                                                            Next State = 'S8:
       if(!rst_n) Current_State <= `S0;</pre>
                                                                                        end
       else Current_State <= Next_State;
                                                                                            control = 22'b0_1_0_0_1_0_110_01_10_00_00_1_0_0_0;
   always @(Current_State or start)
                                                                                            done = 1'b0;
                                                                                            Next_State = `S9;
       case (Current_State)
                                                                                        begin
               control = 22'b1_1_1_0_0_0000_00_00_00_00_0_0_0_0;
                                                                                            control = 22'b1_0_1_0_0_111_00_10_01_01_0_1_0_0;
               done = 1'b0:
                                                                                            done = 1'b0;
               if(~start) Next_State = `S0;
                                                                                            Next State = `S10;
               else Next State = `S1;
           end
            `51:
                                                                                            control = 22'b1 0 0 0 0 0 000 00 00 01 10 0 0 0 0;
                                                                                            done = 1'b0;
               control = 22'b0 0 0 1 0 0 000 10 00 00 00 0 0 0 0;
                                                                                            Next_State = `S11;
               done = 1'b0;
                                                                                         end
               Next State = `S2:
                                                                                         `511:
           end
                                                                                        begin
            `52:
                                                                                            control = 22'b1 0 0 0 0 0 000 00 01 01 10 0 0 0 0 0;
                                                                                            done = 1'b1;
               control = 22'b0_0_0_0_1_0_001_01_00_00_00_0_0_0_0;
                                                                                            Next State = `50;
               done = 1'b0:
                                                                                        default:
               Next_State = `S3;
           end
                                                                                                control= 22'b0_0_1_0_0_0000_00_01_01_0_00_1_0_0;
            `S3:
                                                                                                done = 1'b1;
                                                                                                Next_State = `SO;
               control = 22'b0_0_0_1_1_0_010_00_11_10_00_0_0_1_0_0;
                                                                                            end
               done = 1'b0;
                                                                                     endcase
               Next State = 'S4;
```


最後一步參考提供的程式碼完成整個電路的 Verilog code, 接著再用 testbench 測試是 否實作正確。

RGB2YUV:

實驗結果及分析

模擬結果後,原本 RGB 的圖片生成 3 張圖片,分別對應 Y,U,V 的輸出。

mountain256.bmp:




mountain256Y.bmp:



mountain256U.bmp:



mountain256V.bmp:



實驗心得

一開始看到這次實驗的時候覺得很難,不過還好此次實驗有提供大部分的程式碼,讓我們只需要專注在最重要的部分就好。我首先畫了 Scheduling, Allocation, Datapath 以及 STG and state table,雖然過程偏繁複,但是實際自己畫過一遍,遍歷整個電路的流程的過程中,更清楚了其中的邏輯也了解實際在設計電路過程中會遇到的問題,撰寫程式碼也有幫我找回之前數位系統碰過一些 Verilog 的記憶,此次實驗中,我不僅了解其中的原理,也更深入地理解電路實際在跑所需要注意的地方,雖然此次實驗較為複雜,但看到結果出來的那一刻真的很值得也很有成就感。