


When the CPU wants to send data to the Z80, the CPU drops the RWB Line, the PCZ80, to reset the internal counter to 0. Then clocks in the data. On the Falling edge of PCZ80, the AVR will generate the Z80\_IRQ\_To signal



The Z80\_ labels connect to the Z80 DMA buss. The way this will work is:

There will be two 2K fixed Buffers. One for the CPU Side and the other for the Z80 Side. The Z80\_IRQ flag is to notify the Z80 that there is data available.

I removed the CLK pins for the CPU and Z80 Side. When the CS line, in ether case goes low, the AVR will look at the RWB or the Z80RW line to determine if there is a write on the bus. The calling chips must allow extra time, which might not be necessary to all for the transition. Data bus will be release on the Rising edge of the CS