

WOLKITE UNIVERSITY

COLLEGE OF ENGINEERING AND TECHNOLOGY

DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

DIGITAL LOGIC DESIGN

DIGIT&L CLOCK

SEC C GROUP 9 and 10

	Group members	id n <u>o</u>
1.	Tesfamichael molla	1074/07
2.	Fikru hamaro	452/07
3.	Zenebu kefyalew	1206/07
4.	Shemsia abu	1005/07
5.	Garo gfyola	482/07
6.	Birhanu nesru	266/07
7.	Kalewongel birhane	632/07
8.	Jima nugusu	629/07
9.	Samuel gorshi	953/07
10.	Megertu abebe	724/07

Table of contents

1.	Introduction	1
2.	Objective	2
3.	Significance of the project	2
4.	Scope of the project	2
5.	Literature review	2
6.	System design and analysis	3
6.1	Minute and second counter design	3
6.1.1	Decade counter	3
6.1.2	Module 6 (0-5) counter	8
6.2	The hour counter	10
6.2.1	The 0 to 2 counter	10
6.3	BCD to 7 segment decoder	11
6.4	The working principles of the circuit	13
6.5	Simulation results	14
7.	References	16