

# AM64x/AM243x EVM BOARD PROC101D

## TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64x EVM BOARD
04	BLOCK DIAGRAM - XDS110
05	POWER FLOW DIAGRAM
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SOC POWER
10	SOC POWER CAPS
11	SOC VSS
12	DDR INTERFACE
13	eMMC FLASH AND SDCARD INTERFACE
14	OSPI FLASH
15	EEPROM, PRESENCE DETECTION & TEMP SENSOR
16	CPSW RGMI1_1 ETHERNET PHY
17	ICSSG RGMI1_2 ETHERNET PHY
18	ICSSG RGMI1_1 ETHERNET PHY
19	TEST AUTOMATION
20	BOOT MODE BUFFER & SWITCHES
21	CURRENT MONITORING DEVICES
22	XDS110 DEBUGGER
23	JTAG BUFFER
24	MIPI 60 PIN CONNECTOR
25	USB 2.0 INTERFACE
26	FT4232 UART TO USB BRIDGE
27	HSE BOARD CONNECTOR
28	GPMC & FSI CONNECTOR
29	CAN & DISPLAY INTERFACE
30	PCIe INTERFACE
31	ETHERNET PHY & PCIe CLOCK GENERATOR
32	ETHERNET LEDs
33	IO EXPANDER & TEST HEADER
34	MCU GENERAL&SAFETY CONNECTOR

PAGE	CONTENTS
35	DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR
36	MAIN INPUT 12V DC
37	DUAL & PRE_REG POWER SUPPLY
38	SoC POWER SUPPLY
39	PERIPHERAL POWER SUPPLY
40	HARDWARE SCHEMATICS

REV	D
VER	0.1

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS


Size	Variant Name - PROC101D(005) TMDS243EVM	Rev
C		D

Date: Monday, January 08, 2024 Sheet 1 of 40

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	08th Jan 2024	Drafted from "PROC101D_SCH" document. Added QSPI RAM(U107) and TS3DDR3812 switch(U106). DDR_VTT_EN_3V3 is driven from the Pin P22 of the IO expander(U91) instead from the SOC(U23)	Mistral Design Team	AJIT MB	AJIT MB



# BLOCK DIAGRAM\_AM64x\_EVM



Designed for TI by Mistral Solutions Pvt Ltd




MISTRAL

Title BLOCK DIAGRAM\_CPL BOARD

Size	Variant Name - PRD101D(005) TMDS243EVM	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 3 of 40

## BLOCK DIAGRAM\_XDS110




Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110		
Size C	Variant Name - PRDC101D(005) TMDS243EV	Rev D
Date: Monday, January 08, 2024	Sheet 4 of 40	

# POWER FLOW DIAGRAM




CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED

Designed for TI by Mistral Solutions Pvt Ltd



Title		POWER FLOW DIAGRAM
Size	Variant Name	Rev
C	PRC101D(005)TMD32EV	D
Date:	Monday, January 08, 2024	Sheet 5 of 40



## GPIO MAPPING TABLE


S.NO	GPIO DESCRIPTION	GPIO NETNAME	REQUIRED ON	FUNCTIONALITY	GPIO USED	SoC Muxed Signal Name	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE
1	EMMC RESET Control GPIO	GPIO_eMMC_RSTn	GP EVM	Reset	IO EXPANDER- P00		OUTPUT	HIGH	LOW
2	OSPI RESET Control GPIO	GPIO_OSPIRSTn	GP EVM	Reset	GPIO0013	OSPIO_CS2	OUTPUT	HIGH	LOW
3	CPSW RGMII1 RESET Control GPIO	GPIO_CPSW1_RST	GP EVM	Reset	IO EXPANDER- P02		OUTPUT	HIGH	LOW
4	PRG1 RGMII1 Ethernet PHY RESET Control GPIO	GPIO_RGMII1_RST	GP EVM	Reset	IO EXPANDER- P03		OUTPUT	HIGH	LOW
5	PRG1 RGMII2 Ethernet PHY RESET Control GPIO	GPIO_RGMII2_RST	GP EVM	Reset	IO EXPANDER- P04		OUTPUT	HIGH	LOW
6	PRG1 RGMII1 Ethernet PHY Link Detection GPIO	PRG1_ETH1_LED_LINK	GP EVM	Link Detection	PRG1_PRU0_GPO8		INPUT	LOW	HIGH
7	PRG1 RGMII2 Ethernet PHY Link Detection GPIO	PRG1_ETH2_LED_LINK	GP EVM	Link Detection	PRG1_PRU1_GPO8		INPUT	LOW	HIGH
8	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	GP EVM	Interrupt	Connected to PRG1_RGMII_INT via OE res		INPUT	HIGH	LOW
9	PRG1 Ethernet PHY 1 interrupt	PRG1_RGMII_INT	GP EVM	Interrupt	GPIO1_70	EXTINTn	INPUT	HIGH	LOW
10	PRG1 Ethernet PHY 2 interrupt			Interrupt					
11	PCIe RESET Control GPIO	GPIO_PCIE_RST_OUT	GP EVM	Reset	IO EXPANDER- P05		OUTPUT	LOW	HIGH
12	SD card loadswitch enable control	MMC1_SD_EN	GP EVM	Load SW Enable	IO EXPANDER- P06		OUTPUT	HIGH	LOW
13	One GPIO is required to control the Muxselect between HSE and FSI Connector	FSI_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P07		OUTPUT	PREFERABLE	PREFERABLE
14	One GPIO is required to enable Standby mode in CAN transceiver	MCAN0_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P10		OUTPUT	LOW	HIGH
15	One GPIO is required to enable Standby mode in CAN transceiver	MCAN1_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P11		OUTPUT	LOW	HIGH
16	One GPIO is required to control the Muxselect between HSE and Ethernet PHY	CPSW_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P12		OUTPUT	PREFERABLE	PREFERABLE
17	MDC/MDIO/FET Switch Select for Mux	PRG1_RGMII2_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P14		OUTPUT	PREFERABLE	PREFERABLE
18	VTT 0.6V regulator Enable	VTT_EN	GP EVM	VTT 0.6V regulator Enable	GPIO0_12	OSPIO_CSn1	OUTPUT	LOW	HIGH
19	TEST GPIO1 from Test Automation Connector/ GPIO for GP board push button	TEST GPIO1/GPIO1_43	GP EVM	GPIO for communications with AM64x	GPIO1_43	SPIO_CS1	INPUT	HIGH	LOW
20	TEST GPIO2 from Test Automation Connector	TEST GPIO2	GP EVM	GPIO for communications with AM64x	IO EXPANDER- P15		INPUT	HIGH	LOW
21	OLED Display RESET GPIO	GPIO_OLED_RESETn	GP EVM	Reset	IO EXPANDER- P16		OUTPUT	LOW	HIGH
22	IO Expander Interrupt	IO_EXP_INTn	GP EVM	Interrupt	GPIO1_78	MMC1_SDWP	INPUT	HIGH	LOW
23	VPP 1.8V regulator Enable	VPP_LDO_EN	GP EVM	VPP 01.8V regulator Enable	IO EXPANDER- P17		OUTPUT	LOW	HIGH
24	One GPIO is required to control the Muxselect between HSE and CAN Interface	CAN_MUX_SEL	GP EVM	Mux Selection	IO EXPANDER- P01		OUTPUT	LOW	HIGH
25	User LED	TEST_LED1	GP EVM	Test	IO EXPANDER- P20		OUTPUT	LOW	HIGH
26	User LED	TEST_LED2	GP EVM	Test	MCU_SPI1_CS0	MCU_GPIO0_5	OUTPUT	LOW	HIGH
27	One GPIO to enable the PCIe Clock generator outputs	CDC_OE1/E4	GP EVM	Clock output enable	IO EXPANDER- P21		OUTPUT	HIGH	HIGH

Designed for TI by Mistral Solutions Pvt Ltd



Title		GPIO MAPPING TABLE	
Size	Variant Name - PROC101D(DS) TMDS243EV	Rev	D
C			D
Date:	Monday, January 08, 2024	Sheet	7 of 40

## I2C TREE




Designed for TI by Mistral Solutions Pvt Ltd








Title I2C TREE

Size	Variant Name - PRDC101D(005) TMDS243EV	Rev
C		D





Date: Monday, January 08, 2024 Sheet 8 of 40



## SoC POWER Decaps





To place after current sense resistor on VDD\_CORE plane



Place one 0.1uF cap near each Pin

## Core & Array Core Supply Kelvin Sensing




Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER CAPS

Size	Variant Name - PRDC101D(005) TMDS243EV	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 10 of 40



Designed for TI by Mistral Solutions Pvt Ltd




Title SOC VSS

Size	Variant Name = PR0C101D(005) TMDS243EVM	Rev
C		D


Date: Monday, January 08, 2024

Sheet 11 of 40


# Soc DDR INTERFACE



## DDR4 DEVICE



## **DDR TERMINATION**





Designed for TI by Mistral Solutions Pvt | ltd

 TEXAS  
INSTRUMENTS

Title DDR INTERFACE		
Size		
C	Variant Name - PROC10ID(005) TMDS243EV	Rev D
Date:	Monday, January 08, 2024	Sheet 12 of 40

## eMMC FLASH






Designed for TI by Mistral Solutions Pvt Ltd



MISTRAL

Title OSPI	
Size C	Variant Name - PR0C101D(005) TMDS343EV
Date: Wednesday, January 10, 2024	Sheet 14 of 40


## TEMPERATURE SENSOR



## BOARD ID EEPROM



## BOARD PRESENCE DETECT CIRCUIT



### Off Page Connections


HSE_DETECT	↔	HSE_DETECT	27
SoC_I2C1_SDA	↔	SoC_I2C1_SDA	19.21.29.30.31.32.33
SoC_I2C1_SCL	↔	SoC_I2C1_SCL	19.21.29.30.31.32.33


Designed for TI by Mistral Solutions Pvt Ltd




Title EEPROM/PRESENCE DETECTION & TEMP SENSOR

Size	Variant Name	Rev
C	PR0C101D(005) TMDS32EV	D
Date:	Monday, January 08, 2024	Sheet 15 of 40








# TEST AUTOMATION


## 40-PIN AUTOMATION HEADER



## TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/External PU/PD states
TEST_POWERDOWN	Used to Power down the OVP Circuit	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on GPIO0_13_INn Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to I/O Expander to Communicate with SoC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup

### Off Page Connections



Designed for TI by Mistral Solutions Pvt Ltd

TEXAS  
INSTRUMENTS


MISTRAL

Title TEST AUTOMATION

Size	Variant Name = PR0C101D(005) TMDS243EV	Rev
C		D


Date: Monday, January 08, 2024 Sheet 19 of 40

# BOOT MODE BUFFER & SWITCHES




# CURRENT MONITORING DEVICES


## VDD\_CORE




## SoC\_DVDD1V8




## VDDAR\_CORE



## VDDA\_1V8



## SoC\_DVDD3V3



## VDD\_DDR4

INA I <sub>2</sub> C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VDD_0V85	VDDAR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC1V8	SoC_DVDD1V8	4B
VDDA_1V8	VDDA_1V8	4E
VCC1V2_DDR	VDD_DDR4	46




Designed for TI by Mistral Solutions Pvt Ltd

TEXAS  
INSTRUMENTS




MISTRAL

Title CURRENT MONITORING DEVICES	
Size	Variant Name - PR0101D(005) TMDS243EV
C	D
Date: Monday, January 08, 2024	Sheet 21 of 40

XDS110 POWER



# XDS110 DEBUGGER



Designed for TI by Mistral Solutions Pvt | tdc





MISTRAL


Title	XDS110 DEBUGGER
Size	
C	Variant Name = PROC1010D(005) TMDS243EVM
Date:	Monday, January 08, 2024
	Sheet 22 of 40
	Rev D

# JTAG BUFFER

## JTAG Soc SECTION




## BUFFER 20 PIN JTAG




JTAG\_DIR = H: A -> B  
JTAG\_DIR = L: B -> A  
OE = H: output = Hi-Z



## BUFFER XDS110



XDS110\_DIR = H: A -> B  
XDS110\_DIR = L: B -> A  
OE = H: output = Hi-Z



Placement of Buffers U37,U46,U56 and U98 to be changed to reduce Stub length of the JTAG signals.  
These buffers need to be placed closer to the CTI-20pin connector -J25



JTAG\_EMU0 JTAG\_EMU1

## Off Page Connections

24	SEL_XDS110_INV	SEL_XDS110_INV
24	JTAG_EMU0	JTAG_EMU0
24	JTAG_EMU1	JTAG_EMU1
22	XDS110_TDI	XDS110_TDI
22	XDS110_TCK	XDS110_TCK
22	XDS110_TMS	XDS110_TMS
22	XDS110_RST#	XDS110_RST#
22	JTAG_TDI	JTAG_TDI
24	JTAG_TCK	JTAG_TCK
24	JTAG_TMS	JTAG_TMS
24	JTAG_RST#	JTAG_RST#
24	JTAG_TDO	JTAG_TDO
22	XDS110_EMU0	XDS110_EMU0
22	XDS110_EMU1	XDS110_EMU1

From XDS1100  
Debugger


Designed for TI by Mistral Solutions Pvt Ltd



MISTRAL

Title JTAG BUFFER

Size	Variant Name = PR0C101D(005) TMDS243EV	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 23 of 40



Designed for TI by Mistral Solutions Pvt Ltd




MISTRAL

Title MIPI 60 PIN CONNECTOR

Size	Variant Name - PR0101D(005) TMDS243EV	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 24 of 40

# USB 2.0 INTERFACE





Designed for TI by Mistral Solutions Pvt Ltd




Title: USB 2.0 INTERFACE

Size	Variant Name	Rev
C	PROC101D(005) TMDS243EVM	D
Date:	Monday, January 08, 2024	Sheet 25 of 40









## HIGH SPEED EXPANSION CONNECTOR



## HSE CONNECTOR LOAD SWITCHES



SYNC TP





Designed for TI by Mistral Solutions Pvt. Ltd.



MISTRA


	Size <b>C</b>	Variant Name = PROC101D(005) TMDS243EVM	Rev <b>D</b>
Date:	Monday, January 08, 2024	Sheet	27 of 40








## REFERENCE INPUT SELECTION





The Standby pin enables the oscillator to be removed to enable the oscillator



If overdriving the oscillator stage, it is necessary to ac-couple the input with a capacitor. Otherwise, if selecting the bypass, there is no requirement for a coupling capacitor.

## ETHERNET PHY CLOCK BUFFER


## **PROVIDING 2 CLOCK FOR HSE**



## *Off Page Connections*

*From SoC*      CLKOUT0           CLKOUT0      29

## PCIe Clock HCSL (100MHz)




DGND  
EL - LOW - Page-0 (default)  
EL - HIGH - Page-1  
0 selects crystal reference


Designed for TI by Mistral Solutions Pvt Ltd




MISTRAL


Title		ETHERNET PHY & PCIe CLOCK GENERATOR	
Size	C	Variant Name - PROC1010(005) TMDS243EV9	Rev D
Date:	Monday, January 08, 2024	Sheet	31 of 40






## **MCU\_GENERAL**







## MAIN INPUT 12V DC



## POWER INDICATION LED's



### Ground test points



### Off Page Connections

VCC_CORE_PG	VCC_CORE_PG	37,38
VDD_0V85_PG	VDD_0V85_PG	38
VCC1V0_PG	VCC1V0_PG	39
VCC1V2_PG	VCC1V2_PG	39
VDD1V6_PG	VDD1V6_PG	39
VCC2V5_PG	VCC2V5_PG	39



Designed for TI by Mistral Solutions Pvt Ltd

**TI**  
**TEXAS INSTRUMENTS**

**MISTRAL**

Title **MAIN 12V POWERSUPPLY**

Size	Variant Name	Rev
C	PR0101D(005) TMDS243EV	D
Date:	Monday, January 08, 2024	Sheet 36 of 40




Designed for TI by Mistral Solutions Pvt Ltd




Title		DUAL & PREREG REGULATOR
Size	Variant Name	Rev
C	PRC101D(005) TMDS243EV	D
Date:	Monday, January 08, 2024	Sheet 37 of 40

# SoC POWER SUPPLY


## 1.8V IO, 3.0AMPS SUPPLY




## 1.2V, 2.0AMPS SUPPLY



## 1.8V VPP, 0.15AMPS SUPPLY




## 1.8V Analog , 1AMPS SUPPLY




### Off Page Connections

36.37	VCC_CORE_PG	VCC_CORE_PG
36	VDD_WVB5_PG	VDD_WVB5_PG
35	VDD_WVB5_PG	VDD_WVB5_PG
36	VDD1V8_PG	VDD1V8_PG
33	VPP_LDO_EN	VPP_LDO_EN
35.37.39	VDD_WVB5_POR2_3V3_PG	VDD_WVB5_POR2_3V3_PG
37.39	VCC3V3_SYS_PG	VCC3V3_SYS_PG

## 0.75 / 0.8 / 0.85V, 3.0AMPS SUPPLY



## 0.85 V, 1.5AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd




Title SoC POWER SUPPLY


Size	Variant Name - PR0C101D(005) TMDS243EV	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 38 of 40

# PERIPHERAL POWER SUPPLY


## TEST AUTOMATION BOARD POWER




## VTT SUPPLY FOR DDR4




## 2.5V, 2.0AMPS SUPPLY




## 1.1V ETHERNET PHY POWER SUPPLY




## 1.0V ETHERNET PHY POWER SUPPLY



## 2.5V, .5 AMPS SUPPLY



## 2.8V , 0.15AMPS SUPPLY



### Off Page Connections

- 33 DDR\_VTT\_EN\_3V3  
 36 VCC2V5\_PG  
 36 VCC1V1\_PG  
 36 VCC3V3\_SYS\_PG  
 37,38 VCC3V3\_SYS\_PG  
 35,37 VIN\_MON\_PORz\_3V3\_PG

Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY

Size	Variant Name - PR0101D(005) TMDS243EV	Rev
C		D
Date:	Monday, January 08, 2024	Sheet 39 of 40

**HARDWARE SCHEMATICS**

### ASSEMBLY NOTES

1. All MSL components should be baked as per JEDEC standard.
2. PCB should be baked at 120 degree for 8 hours.
3. Board assembly must comply with workmanship standards, IPC-A-610 Class 2, unless otherwise specified.
4. These assemblies are ESD sensitive, ESD precautions shall be observed.
5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
6. Provide serial numbers to the assembled boards for identification.
7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.

### STANOFFS

MH1	MH2	MH3	MH4	MH5	MH6
970300151	970300151	970300151	970300151	970300151	970300151

### SCREWS

MH13	MH14	MH15	MH16	MH17	MH18
29300	29300	29300	29300	29300	29300
MH19	MH20	MH21	MH22	MH23	MH24
29304	29304	29304	29304	29304	29304

### JUMPERS

ACC1	ACC2	ACC3	ACC7
SPC02SYAN	SPC02SYAN	SPC02SYAN	SPC02SYAN
ACC8	ACC14	ACC15	ACC4
SPC02SYAN	SPC02SYAN	SPC02SYAN	MNT-103-BK-G

### WASHER's

M10	M11	M12	M13	M14	M19
4692	4692	4692	4692	4692	4692

### RUBBER FEET

M1	M2	M3	M4	M5	M6
728	728	728	728	728	728

### FIDUCIALS

FD1	FD2	FD3
DNI	DNI	DNI

### TI EVM FLYERS

ACC11	ACC12
SZZ0019I	SSZ0027

### Socket & Processor as Accessories

ACC10	ACC13
DNI	DNI

### BARE PCB

PROC101
PROC101D

### LABELS

Board Serial No.	LBL1 PCB LABEL DNI
Assembly Revision	LBL3 PCB LABEL DNI

### ORDERABLE PART NO

LBL2 PCB LOGO DNI
-------------------------

### Orderable part number

Variant	Label Text
001	TMDS64GPEVM
002	TMDS243GPEVM
003	TMDS64HSEVM
004	TMDS64EVM
005	TMDS243EVM

### LOGOs

PCB LOGO DNI	PCB LOGO DNI	PCB LOGO DNI
Texas Instruments	For Evaluation only; not FCC approved for resale	WEEE Mark
		CE Mark

Designed for TI by Mistral Solutions Pvt Ltd

Title: HARDWARE SCHEMATICS

Size	C	Variant Name - PROC101D(005) TMDS243EVM	Rev
			D
Date:	Monday, January 08, 2024	Sheet	40 of 40