REV	E1
VER	0.6

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
0.1	10-JULY-2021	INITIAL DRAFT	Mistral Design Team	RAKESH RAJDEV	AJIT MB
0.2	16-JULY-2020	HSE CONNECTOR CHANGED	Mistral Design Team	RAKESH RAJDEV	AJIT MB
0.3	20-AUG-2020	UPDATED AS PER INTERNAL REVIEW	Mistral Design Team	RAKESH RAJDEV	AJIT MB
0.4	24-AUG-2020	UPDATED AS PER TI REVIEW COMMENTS 1. 1x4 HEADER FOR MCU_SPI SIGNALS 2. VOLTAGE SETTING OPTION FOR 1V8_S 3. MISO AND MOSI IS SWAPPED	Mistral Design Team	RAKESH RAJDEV	AJIT MB
0.5	11-SEP-2020	UPDATED AS PER TI REVIEW COMMENTS 1.SPI1 PINS SWAPPED 2. PROVIDED MCU SAFETY ERRORn SIGNAL	Mistral Design Team	RAKESH RAJDEV	AJIT MB
0.6	21-SEP-2021	Added Additional Ground Pin on Connectors J2 and J3 Capacitor C1 Added	Mistral Design Team	RAKESH RAJDEV	AJIT MB


Designed for TI by Mistral Solutions Pvt Ltd





3-AXIS_ADAPTER_INTERFACE_BOARD

SYSTEM_BLOCK_DIAGRAM



3-AXIS_ADAPTER_INTERFACE_BOARD PINOUT

	Connector	Interface Board (AM 64 EV	Connector	Interface Board (3-Axis Adap	Connector	3 - A x is A dap to	
Ball Nam e	xx.xx	Signal Nam e	xx.xx	Signal Nam e	xx.xx	Connector Signal Name	Connector.x:
RG0_PRU1_GPO15	J2.C11	PRGO_PRU1_GPO15	J1.C11	PRGO_PRU1_GPO15	J2.14	PRGO_ECAPO_IN_APW M_OUT	J9 A.14
GPMC0 AD15	J2.A19	GPMC0 AD15	J1.A19	GPMCO AD15	J2.63	GPIO0 76	J9B.63
M CU_SPI1_CLK	J1.9	M C U _ S P I 1 _ C L K	J5.1	M CU_SPI1_CLK	J3.30	W KUP_GPIO0_54	J10.30
M C U _ SP I1 _ D 0	J1.5	MCU_SPI1_D0	J5.2	M C U_SPI1_D 0	J3.32	W K U P _ G P I O O _ 5 5	J10.32
SPI1_CLK	J2.C1	SPI1_CLK	J1.C1	SPI1_CLK	J3.20	SOC_SPIO_CLK	J10.20
SPI1 D1	J2.B1	SPI1 D1	J1.B1	SPI1 D1	J3.28	SOC_SPIO_D1	J10.28
GPMC0_AD0	J2.E14	GPMC0_AD0	J1.E14	GPMC0_AD0	J2.15	GPI01 41	J9A.15
GPMC0 AD1	J2.D14	GPMC0 AD1	J1.D14	GPMCO AD1	J2.9	GPIO1 42	J9 A . 9
PRGO_PRU1_GPO2	J2.D9	PRGO_PRU1_GPO2	J1.D9	PRGO_PRU1_GPO2	J2.33	pr0_pru0_endat0_out_en	J9A.33
PRGO_PRU1_GPO1	J2.A11	PRGO_PRU1_GPO1	J1.A11	PRGO_PRU1_GPO1	J2.39	pr0_pru0_endat0_out	J9A.39
PRGO_PRU1_GPO0	J2.A12	PRGO_PRU1_GPO0	J1.A12	PRGO_PRU1_GPO0	J2.35	pr0_pru0_endat0_clk	J9A.35
GPMC0_CSn1	J2.E19	GPMC0_CSn1	J1.E19	GPMC0_CSn1	J2.55	GPIO0 81	J9A.55
GPMC0_AD4	J2.D15	GPMC0_AD4	J1.D15	GPMC0_AD4	J2.114	PRG 1 _ P W M 0 _ 0 _ NEG	J9B.114
G P M C O _ A D 3	J2.E15	G P M C O _ A D 3	J1.E15	G P M C O _ A D 3	J2.110	PRG1_PW M 0_0_POS	J9B.110
GPMC0 AD6	J2.E17	GPMC0 AD6	J1.E17	GPMC0 AD6	J2.102	PRG1 PW MO 1 NEG	J9B.102
GPMC0 AD5	J2.C15	GPMC0 AD5	J1.C15	GPMC0 AD5	J2.100	PRG1 PW MO 1 POS	J9B.100
GPMC0 AD9	J2.A21	GPMC0 AD9	J1.A21	GPMC0 AD9	J2.70	PRG1 PW MO 2 NEG	J9B.70
GPMC0_AD8	J2.A22	GPMC0 AD8	J1.A22	GPMCO_AD8	J2.94	PRG1 PW MO 2 POS	J9B.94
GPMC0_XD8	J2.B22	GPMCO_CLK	J1.B22	GPMC0_XB8	J2.67	GPIO0_77	J9B.67
GPMC0_CER	J2.E21	GPMC0_CER	J1.E21	GPMC0 AD11	J2.11	GPI01_77	J9A.11
PRGO PRU1 GPO5	J2.E21	PRGO PRU1 GPO5	J1.D6	PRGO_PRU1_GPO5	J2.11	pr0_pru0_endat1_out_en	J9A.11
PRGO PRU1 GPO4	J2.B13	PRGO PRU1 GPO4	J1.B13	PRGO PRU1 GPO4	J2.31	prO pruO endat1 out	J9A.31
PRGO_PRU1_GPO3	J2.C8	PRGO_PRU1_GPO3	J1.C8	PRGO_PRU1_GPO3	J2.23	pr0_pru0_endat1_clk	J9A.23
G P M C 0_AD 14	J2.B20	G P M C 0_A D 1 4	J1.B20	GPMC0_AD14	J2.78	PRG1_PW M2_0_NEG	J9B.78
GPMC0_AD14	J2.D21	GPMC0_AD13	J1.D21	GPMC0_AD13	J2.80	PRG1_PW M2_0_POS	J9B.80
GPMC0_AD13	J2.C23	GPMC0_AD13	J1.C23	GPMC0_AD13	J2.74	PRG1_PW M 2_0_PO3	J9B.80
GPMC0_WEII	J2.D22	GPMCO_WEII	J1.022	GPMC0_WEN	J2.58	PRG1_PW M2_1_NEG	J9 A. 5 8
GPMC0_WAITO	J2.C24	G P M C O _ W AIT O	J1.C24	GPMC0_WAIT0	J2.65	PRG1_PW M2_1_P03 PRG1_PW M2_2_NEG	J9 B. 65
GPMC0_BE1n	J2.A20	GPMC0_BE1n	J1.A20	GPMC0_BE1n	J2.77	PRG1_PW M2_2_POS	J9B.77
GPMC0_CSn0 GPMC0_AD12	J2.D26 J2.C21	GPMCO_CSnO GPMCO_AD12	J1.D26	GPMC0_CSn0 GPMC0_AD12	J2.75 J2.7	GPIO0_79 GPIO1_44	J9B.75 J9A.7
PRGO_PRU1_GPO8	J2.C21	PRGO_PRU1_GPO8	J1.621	PRGO_PRU1_GPO8	J2.20		J9A.20
			J1.84 J1.815			pr0_pru0_endat2_out_en	
RGO_PRU1_GPO12 PRGO PRU1 GPO6	J2.B15 J2.E11	PRGO_PRU1_GPO12 PRGO PRU1 GPO6	J1.B15	PRGO_PRU1_GPO12 PRGO PRU1 GPO6	J2.16 J2.27	pr0_pru0_endat2_out pr0_pru0_endat2_clk	J9A.16 J9A.27
GPMCO DIR	J2.E11	GPMCO DIR	J1.E11	GPMCO DIR	J2.76	PRG1 PW M3 0 NEG	J9A.27 J9B.76
GPMC0_DTK	J2.C26	GPMC0_DIK	J1.C26	GPMC0_DTK	J2.88	PRG1_PW M3_0_NEG	J9B.88
GPMC0_W AIT1	12.E26	GPMC0_W AIT1	J1.C26	GPMC0_W AIT1	J2.66	PRG1_PW M3_0_POS	J9B.66
	J2.B24				J2.84		J9B.84
GPMC0_BEOn_CLE GPMC0 AD10	J2.B24	GPMC0_BEOn_CLE GPMC0 AD10	J1.B24	G P M CO_BEO n_CLE	J2.84 J2.60	PRG1_PW M3_1_POS	J98.84 J9A.60
			J1.B21	GPMC0_AD10		PRG1_PW M3_2_NEG	
GPMC0_AD7	J2.D17	GPMC0_AD7	J1.D17	GPMC0_AD7	J2.90	PRG1_PW M3_2_POS	J9B.90
RG1_PRU1_GPO18	J 2 . E 1 3	PRG1_PRU1_GPO18	J1.E13	PRG1_PRU1_GPO18	J3.27	PRG1_ECAPO_SYNC_IN	J10.27
PRG0_PRU0_GPO4	J2.A13	PRGO_PRUO_GPO4	J1.A13	PRGO_PRUO_GPO4	J2.26	PRGO_PRU1_GPO4	J9 A. 2 6
RG1_PRU1_GPO19	J2.C12	PRG1_PRU1_GPO19	J1.C12	PRG1_PRU1_GPO19	J3.29	PRG1_ECAPO_IN_APW M_OUT	J10.29
M C U _SP I1 _D 1	J1.12	MCU_SPI1_D1	J5.3	M C U _ S P I 1 _ D 1	J3.36	W K U P _ G P I O O _ 5	J10.36
SPI1_DO	J2.B2	SPI1_D0	J1.B2	SPI1_DO	J3.28	SOC_SPIO_DO	J10.26
GPMC0_AD2	J2.C14	GPMC0_AD2	J1.C14	GPMC0_AD2	J2.72	PRG1_PW MO_TRIP_IN	J9B.72
GPMC0_CSn3	J2.D19	GPMCO_CSn3	J1.D19	GPMCO_CSn3	J2.71	GP100_82	J9B.71
RGO_PRU1_GPO13	J2.D5	PRGO_PRU1_GPO13	J1.D5	PRGO_PRU1_GPO13	J2.43	pr0_pru0_endat0_in	J9 A . 4 3
GPMC0_ADVn_ALE	J2.C22	G P M C O _ A D V n _ A L E	J1.C22	GPMC0_ADVn_ALE	J2.61	PRG1_PW M2_TRIP_IN	J9 B. 6 1
RGO_PRU1_GPO14	J2.E12	PRGO_PRU1_GPO14	J1.E12 J1.D18	PRGO_PRU1_GPO14	J2.18	pr0_pru0_endat1_in	J9A.18
GPMC0_CSn2		GPMC0_CSn2		GPMC0_CSn2		PRG1_PW M3_TRIP_IN	
RGO_PRU1_GPO11	J2.D11	PRGO_PRU1_GPO11	J1.D11	PRGO_PRU1_GPO11	J2.13	pr0_pru0_endat2_in	J9A.13
RGO_PRUO_GPO16	J 2 . E 9	PRGO_PRUO_GPO16	J1.E9	PRGO_PRUO_GPO16	J2.38	pr0_pru1_sd8_clk	J9A.38
PRGO_PRUO_GPO1	J2.E8	PRG0_PRU0_GPO1	J1.E8	PRGO_PRUO_GPO1	J 2 . 3 4	pr0_pru1_sd0_d	J9A.34
PRGO_PRUO_GPO3	J2.A9	PRGO_PRUO_GPO3	J1.A9	PRGO_PRUO_GPO3	J2.28	pr0_pru1_sd1_d	J9A.28
PRGO_PRUO_GPO5	J2.C6	PRG0_PRU0_GPO5	J1.C6	PRGO_PRUO_GPO5	J2.8	pr0_pru1_sd2_d	J9A.8
PRG0_PRU0_GPO7	J2.B7	PRG0_PRU0_GPO7	J1.B7	PRGO_PRUO_GPO7	J 2 . 4 1	pr0_pru1_sd3_d	J9A.41
RGO_PRUO_GPO18	J2.B9	PRG0_PRU0_GPO18	J1.B9	PRGO_PRUO_GPO18	J2.45	pr0_pru1_sd4_d	J9A.45
RGO_PRUO_GPO11	J2.B14	PRG0_PRU0_GP011	J1.B14	PRGO_PRUO_GPO11	J2.48	pr0_pru1_sd5_d	J9A.48
RGO_PRUO_GPO13	J2.C5	PRG0_PRU0_GPO13	J1.C5	PRGO_PRUO_GPO13	J2.46	pr0_pru1_sd6_d	J9A.46
RGO_PRUO_GPO15	J2.D12	PRG0_PRU0_GPO15	J1.D12	PRGO_PRUO_GPO15	J2.42	pr0_pru1_sd7_d	J9A.42
RGO_PRUO_GPO17	J2.B8	PRG0_PRU0_GPO17	J1.B8	PRGO_PRUO_GPO17	J2.24	pr0_pru1_sd8_d	J9A.24
RG0_PRU1_GPO16	J2.A15	PRGO_PRU1_GPO16	J1.A15	PRGO_PRU1_GPO16	J2.10	PRGO_ECAPO_SYNC_OUT	J9A.10
PRGO_PRUO_GPOO	J2.B12	PRGO_PRUO_GPOO	J1.B12	PRGO_PRUO_GPOO	J2.30	PRG0_PRU1_GPO0	J9 A.3 0
PRGO_PRUO_GPO2	J2.A8	PRGO_PRUO_GPO2	J1.A8	PRGO_PRUO_GPO2	J2.32	PRGO_PRU1_GPO2	J9 A.3 2
CU SAFETY ERRORn	J1.22	MCU SAFETY ERRORn	15.4	MCU SAFETY ERRORn	J3.9	M C U _ SAFETY _ ERRORn	J10.9

Designed for TI by Mistral Solutions Pvt Ltd





