

# **MIPS**

|   |   |
|---|---|
| 1. Υλοποίηση και έλεγχος μονάδων.....         | 1 |
| 1.1.1 ALU.....                                | 1 |
| 1.1.2 Register file.....                      | 2 |
| 1.1.3. data memory.....                       | 2 |
| 1.1.4. Instruction memory.....                | 2 |
| 1.1.5. Control.....                           | 2 |
| 1.1.6. Control ALU.....                       | 2 |
| 1.1.7. Program counter.....                   | 2 |
| 1.1.8. 5mux 2-1.....                          | 2 |
| 1.1.9. Sign Extension.....                    | 2 |
| 1.1.10. 32mux 2-1.....                        | 2 |
| 1.1.11. Left Shift.....                       | 2 |
| 1.1.12. Adder 32bit.....                      | 2 |
| 2 .Υλοποίηση και έλεγχος του επεξεργαστή..... | 2 |
| 2.1 Entity MIPS.....                          | 2 |
| 2.2 Εντολές.....                              | 2 |
| 2.3 Ανάπτυξη architecture του MIPS.....       | 2 |
| 2.4 Προσομοίωση - Έλεγχος λειτουργιών.....    | 2 |
| 2.4.1 Ρυθμιση ρολογιού.....                   | 2 |
| 2.4.2 Reset.....                              | 2 |
| 2.4.3 Προσομοίωση.....                        | 2 |
| 2.3.4 ΑΠΟΤΕΛΕΣΜΑΤΑ :.....                     | 2 |

## 1. Υλοποίηση και έλεγχος μονάδων

### 1.1.1 ALU

**Main :**

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY alu IS
6    port (
7      in1    : in  std_logic_vector(31 downto 0);
8      in2    : in  std_logic_vector(31 downto 0);
9      op     : in  std_logic_vector(3 downto 0);
10     outALU : out std_logic_vector(31 downto 0);
11     Zero   : out std_logic);
12 END alu;
13
14 ARCHITECTURE ALU_1 OF ALU IS
15   component FullAdder
16   port (
17     in1, in2 : in  std_logic_vector(31 downto 0);
18     carryin : in  std_logic_vector(0 downto 0);
19     sum     : out std_logic_vector(31 downto 0);
20     carryout : out std_ulogic);
21 end component;
22 component Shifter
23   port (
24     Sin   : in  std_logic_vector(31 downto 0);
25     Sout : out std_logic_vector(31 downto 0);
26     opS  : in  std_ulogic;
27     num   : in  std_logic_vector(4 downto 0));
28 end component;
29 signal op_shifter: std_logic;
30 signal carryout: std_logic;
31 signal out_FA: std_logic_vector(31 downto 0);
32 signal out_SH: std_logic_vector(31 downto 0);
33 signal x: std_logic_vector(31 downto 0) := (others=>'X');
34 signal slt_result: std_logic_vector(31 downto 0);
35 BEGIN
36
37   op_shifter <=
38     '0' when op="0111" else
39     '1' when op="1000" else
40     'X';
41
42   FA_ALU: FullAdder port map(in1 => in1, in2 => in2, carryin => "0", sum => out_FA, carryout=>carryout);
43   SH_ALU: Shifter   port map(Sin => in1, Sout => out_SH, opS => op_shifter, num => in2(4 downto 0));
44
45   slt_result <=
46     std_logic_vector(to_unsigned(1,32)) when (to_integer(signed(in1)) < to_integer(signed(in2))) else
47     std_logic_vector(to_unsigned(0,32));
48
49   with op select
50     outALU <=
51       -- sum:
52       out_FA when "0001",

```

```

53      -- and:
54      inl and in2 when "0010",
55      -- or:
56      inl or in2 when "0011",
57      -- nor:
58      inl nor in2 when "0100",
59      -- and immediate:
60      inl and in2 when "0101",
61      -- or immediate:
62      inl or in2 when "0110",
63      -- shift left:
64      out_SH when "0111",
65      -- shift right
66      out_SH when "1000",
67      -- slt
68      slt_result when "1100",
69      -- addi
70      out_FA when "1101",
71
72      std_logic_vector(signed(inl) - signed(in2)) when "1010", -- beq comparison
73      std_logic_vector(signed(inl) - signed(in2)) when "1011", -- bne comparison
74      x when others;
75
76      -- Zero = '1' when ALU result is zero (registers are equal)
77      -- Zero = '0' when ALU result is non-zero (registers are not equal)
78      Zero <=
79      '1' when (inl = in2) else
80      '0';
81
82  END ALU_1;


```

## TestBench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity ALU_tb is
6  end ALU_tb;
7
8  architecture Behavioral of ALU_tb is
9
10 component ALU
11    port (
12      in1 : in std_logic_vector(31 downto 0);
13      in2 : in std_logic_vector(31 downto 0);
14      op : in std_logic_vector(3 downto 0);
15      outALU : out std_logic_vector(31 downto 0);
16      zero : out std_logic
17    );
18  end component;
19
20 signal in1, in2, outALU : std_logic_vector(31 downto 0);
21 signal op : std_logic_vector(3 downto 0);
22 signal zero : std_logic;
23
24 begin
25
26   uut: ALU
27     port map (
28       in1 => in1,
29       in2 => in2,
30       op => op,
31       outALU => outALU,
32       zero => zero
33     );
34
35 process
36 begin
37   -- 1. add: 7 + (-3) = 4
38   in1 <= std_logic_vector(to_signed(7, 32));
39   in2 <= std_logic_vector(to_signed(-3, 32));
40   op <= "0001"; -- add
41   wait for 10 ns;
42
43   -- 2. add: 6 + (-6) = 0 (zero flag should be '1' if op=1010)
44   in1 <= std_logic_vector(to_signed(6, 32));
45   in2 <= std_logic_vector(to_signed(-6, 32));
46   op <= "0001"; -- add
47   wait for 10 ns;
48
49   -- 3. sub: 5 - 8 = -3 ? simulate as 5 + (-8)
50   in1 <= std_logic_vector(to_signed(5, 32));
51   in2 <= std_logic_vector(to_signed(-8, 32));
52   op <= "0001"; -- add/sub using negative in2
53   wait for 10 ns;
54
55   -- 4. addi: same as add
56   in1 <= std_logic_vector(to_signed(10, 32));
57   in2 <= std_logic_vector(to_signed(2, 32)); -- immediate
58   op <= "0001"; -- add
59   wait for 10 ns;
60
61   -- 5. lw/sw: base + offset
62   in1 <= std_logic_vector(to_signed(100, 32)); -- base
63   in2 <= std_logic_vector(to_signed(16, 32)); -- offset
64   op <= "0001"; -- add
65   wait for 10 ns;
66
67   -- 6. bne: test when in1 /= in2
68   in1 <= std_logic_vector(to_signed(5, 32));
69   in2 <= std_logic_vector(to_signed(7, 32));
70   op <= "1011"; -- bne
71   wait for 10 ns;
72
73   -- 7. bne: test when in1 = in2 (zero = '0')
74   in1 <= std_logic_vector(to_signed(8, 32));
75   in2 <= std_logic_vector(to_signed(8, 32));
76   op <= "1011"; -- bne
77   wait for 10 ns;
78
79   wait;
80 end process;
81
82 end Behavioral;
83

```



## Σχολια-Παρατηρησεις :

H alu ειναι υπευθυνη για την εκτελεση των αριθμητικων και λογικων πραξεων οπως add,sub,and,or,slt,shift(not,addi),επιστρεφει ενα outalu και εχουμε ενα flag για zero που χρησιμοποιηται στην beq και bne

H alu ενσωματωνει την fulladder ,shifter ,slt και επιλεγει μια απο αυτες με op.

Βλεπουμε οτι πραγματι για το 1.1.1 της ασκησης , το outALU ειναι η σωστη για

$$7 + (-3) , \text{outALU} = 000\dots100 = 4$$

$$6 + (-6) , \text{outALU} = 000\dots000 = 0$$

$$5 - 8 , \text{outALU} = 111\dots101 = -3$$

Στο testbench χρησιμοποιω και αλλες λειτουργικοτητες του mips οπως την add,sub,addi,lw,sw,bne

## 1.1.2 Register file

## Main:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY Registers IS
6    PORT (
7      CLK      : IN  STD_LOGIC;
8      RegIn1   : IN  STD_LOGIC_VECTOR(4 DOWNTO 0);
9      RegIn2   : IN  STD_LOGIC_VECTOR(4 DOWNTO 0);
10     RegWriteIn : IN  STD_LOGIC_VECTOR(4 DOWNTO 0);
11     DataWriteIn : IN  STD_LOGIC_VECTOR(31 DOWNTO 0);
12     RegWrite   : IN  STD_LOGIC;
13     RegOut1   : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
14     RegOut2   : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
15 END Registers;
16
17 ARCHITECTURE Registers_1 OF Registers IS
18   TYPE registers IS ARRAY (0 TO 31) OF STD_LOGIC_VECTOR(31 DOWNTO 0);
19   SIGNALregs: registers := (OTHERS=> (OTHERS => '0'));
20 BEGIN
21
22   RegOut1 <=regs(TO_INTEGER(UNSIGNED(RegIn1))) WHEN TO_INTEGER(UNSIGNED(RegIn1)) /= 0 ELSE (OTHERS => '0');
23   RegOut2 <=regs(TO_INTEGER(UNSIGNED(RegIn2))) WHEN TO_INTEGER(UNSIGNED(RegIn2)) /= 0 ELSE (OTHERS => '0');
24
25
26   write_process: PROCESS(CLK)
27   BEGIN
28     IF RISING_EDGE(CLK) THEN
29       -- Write to register if RegWrite is enabled and not writing to register 0
30       IF RegWrite = '1' AND TO_INTEGER(UNSIGNED(RegWriteIn)) /= 0 THEN
31         REGS(TO_INTEGER(UNSIGNED(RegWriteIn))) <= DataWriteIn;
32       END IF;
33     END IF;
34   END PROCESS;
35
36 END Registers_1;
```

## TestBench :

```


1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity Registerfile_tb is
6  end Registerfile_tb;
7
8  architecture Behavioral of Registerfile_tb is
9
10    component Registers
11      port (
12        clk      : in std_logic;
13        RegIn1   : in std_logic_vector(4 downto 0);
14        RegIn2   : in std_logic_vector(4 downto 0);
15        RegWriteIn : in std_logic_vector(4 downto 0);
16        DataWriteIn : in std_logic_vector(31 downto 0);
17        RegWrite  : in std_logic;
18        RegOut1  : out std_logic_vector(31 downto 0);
19        RegOut2  : out std_logic_vector(31 downto 0)
20      );
21    end component;
22
23    -- Signals
24    signal clk      : std_logic := '0';
25    signal RegIn1   : std_logic_vector(4 downto 0);
26    signal RegIn2   : std_logic_vector(4 downto 0);
27    signal RegWriteIn : std_logic_vector(4 downto 0);
28    signal DataWriteIn : std_logic_vector(31 downto 0);
29    signal RegWrite  : std_logic;
30    signal RegOut1  : std_logic_vector(31 downto 0);
31    signal RegOut2  : std_logic_vector(31 downto 0);
32
33    constant CLK_PERIOD : time := 10 ns;
34
35 begin
36
37    uut: Registers
38      port map (
39        clk      => clk,
40        RegIn1   => RegIn1,
41        RegIn2   => RegIn2,
42        RegWriteIn => RegWriteIn,
43        DataWriteIn => DataWriteIn,
44        RegWrite  => RegWrite,
45        RegOut1  => RegOut1,
46        RegOut2  => RegOut2
47      );
48
49    -- Clock process
50    clk_process : process
51    begin
52      while now < 200 ns loop

```

```

53         clk <= '0';
54         wait for CLK_PERIOD / 2;
55         clk <= '1';
56         wait for CLK_PERIOD / 2;
57     end loop;
58     wait;
59 end process;
60
61 -- Test process
62 stim_proc: process
63 begin
64     -- Εγγραφή του 6 στον καταχωρητή $4
65     RegWrite <= '1';
66     RegWriteIn <= "001100"; -- $4
67     DataWriteIn <= std_logic_vector(to_signed(6, 32));
68     wait for CLK_PERIOD;
69
70     -- Εγγραφή του 9 στον καταχωρητή $5
71     RegWriteIn <= "00101"; -- $5
72     DataWriteIn <= std_logic_vector(to_signed(9, 32));
73     wait for CLK_PERIOD;
74
75     -- Εγγραφή του 3 στον καταχωρητή $6
76     RegWriteIn <= "00110"; -- $6
77     DataWriteIn <= std_logic_vector(to_signed(3, 32));
78     wait for CLK_PERIOD;
79
80     -- Ανάγνωση των καταχωρητών $4 και $5
81     RegWrite <= '0';
82     RegIn1 <= "001100"; -- $4
83     RegIn2 <= "00101"; -- $5
84     wait for CLK_PERIOD;
85
86     wait for 10 ns;
87
88
89     wait;
90 end process;
91
92
93 end Behavioral;
94
95

```



**Σχολια-Παρατηρησεις :**

Σκοπος του register file ειναι να αποτελει ενα πινακα καταχωρητων του mips και περιλαμβανει 32 bit καταχωρητες. Κανω εγγραφη μονο αν το regwrite = 1 και στην ακμη ρολογιου. Επισης απαγορευω την εγγραφη στον \$0 γιατι εκει η τιμη ειναι παντα 0,αν δωθει τιμη για τον καταχωρητη αγνοείται.

Test :

Εγγραφή του 6 στον καταχωρητή \$4

Εγγραφή του 9 στον καταχωρητή \$5

Εγγραφή του 3 στον καταχωρητή \$6

Ανάγνωση των καταχωρητών \$4 και \$5

Στην εικόνα βλεπω οτι

RegWritein εχει το \$4 = 0100, \$5 =00101, \$6 = 00110

DataWritten in εχει 00110 = 6, 1001 = 9 ,0011 = 3 και ολα αυτα με regwrite = 1 δηλαδη enabled

Οταν γινει το regwrite 0 τοτε θελουμε να διαβασουμε απο regin1 = \$4 και regin2= \$5, και μας δινει το νουμερο 6 και 9 στο RegOut 1 και RegOut2 αντιστοιχα.

### 1.1.3. data memory

**Main:**

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Memory is
6    port (
7      CLK      : in  std_logic;
8      inRAM   : in  std_logic_vector(31 downto 0);
9      WriteData : in  std_logic_vector(31 downto 0);
10     MemWrite : in  std_logic;
11     MemRead  : in  std_logic;
12     outRAM  : out std_logic_vector(31 downto 0);
13     reset    : in  std_logic
14   );
15 end Memory;
16
17 architecture Memory_1 of Memory is
18   -- RAM: 1024 words of 32-bit memory
19   type ram_type is array (0 to 1023) of std_logic_vector(31 downto 0);
20   signal ram : ram_type := (others => (others => '0'));
21   signal Address : integer := 0;
22
23   -- Function to check if a vector has only defined bits
24   function is_defined(vec : std_logic_vector) return boolean is
25   begin
26     for i in vec'range loop
27       if vec(i) = 'U' or vec(i) = 'X' then
28         return false;
29       end if;
30     end loop;
31     return true;
32   end function;
33
34 begin
35   -- Address decoding with proper bounds checking
36   process(inRAM)
37     variable temp_addr : integer;
38   begin
39     if is_defined(inRAM) then
40
41       temp_addr := to_integer(signed(inRAM));
42
43       -- Bounds checking: ensure address is within valid range
44       if temp_addr >= 0 and temp_addr < 1024 then
45         Address <= temp_addr;
46       else
47         -- For negative or out-of-bounds addresses, use address 0
48         Address <= 0;
49       end if;
50     else
51       Address <= 0;
52     end if;
53   end process;
54
55   -- Clocked write to memory
56   process(CLK)
57   begin
58     if rising_edge(CLK) then
59       if (MemWrite = '1' and reset = '0') then
60         ram(Address) <= WriteData;
61       end if;
62     end if;
63   end process;
64
65   -- Read from memory
66   with reset select
67     outRAM <= ram(Address) when '0',
68               (others => '0') when others;
69
70 end Memory_1;


```

## TestBench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4
5  entity Datamem_tb is
6  end Datamem_tb;
7
8  architecture Behavioral of Datamem_tb is
9
10   component Memory
11     port (
12       CLK      : in  std_logic;
13       InRAM   : in  std_logic_vector(31 downto 0);
14       WriteData : in  std_logic_vector(31 downto 0);
15       MemWrite  : in  std_logic;
16       MemRead   : in  std_logic;
17       outRAM   : out std_logic_vector(31 downto 0);
18       reset    : in  std_logic
19     );
20   end component;
21
22   -- Signals
23   signal CLK      : std_logic := '0';
24   signal InRAM   : std_logic_vector(31 downto 0);
25   signal WriteData : std_logic_vector(31 downto 0);
26   signal MemWrite  : std_logic := '0';
27   signal MemRead   : std_logic := '0';
28   signal outRAM   : std_logic_vector(31 downto 0);
29   signal reset    : std_logic := '0';
30
31 begin
32
33   -- Instantiate the Unit Under Test (UUT)
34   uut: Memory
35     port map (
36       CLK      => CLK,
37       InRAM   => InRAM,
38       WriteData => WriteData,
39       MemWrite  => MemWrite,
40       MemRead   => MemRead,
41       outRAM   => outRAM,
42       reset    => reset
43     );
44
45   -- Clock process
46   clk_process : process
47   begin
48     while now < 200 ns loop
49       CLK <= '0';
50       wait for 5 ns;
51       CLK <= '1';
52       wait for 5 ns;
53     end loop;
54     wait;
55   end process;
56
57   -- Stimulus process
58   process
59   begin
60     -- Reset low
61     reset <= '0';
62     wait for 10 ns;
63
64     -- Write 9 to memory address 2
65     InRAM <= std_logic_vector(to_unsigned(2, 32));
66     WriteData <= std_logic_vector(to_signed(9, 32));
67     MemWrite <= '1';
68     wait for 10 ns;
69     MemWrite <= '0';
70
71     -- Write 4 to memory address 3
72     InRAM <= std_logic_vector(to_unsigned(3, 32));
73     WriteData <= std_logic_vector(to_signed(4, 32));
74     MemWrite <= '1';
75     wait for 10 ns;
76     MemWrite <= '0';
77
78     -- Read memory address 2
79     InRAM <= std_logic_vector(to_unsigned(2, 32));
80     MemRead <= '1';
81     wait for 10 ns;
82     MemRead <= '0';
83
84     wait;
85   end process;
86
87 end Behavioral;
88

```



## Σχολια- Παρατηρησεις :

Σκοπος της Data memory ειναι να αποθηκευσει δεδομενα του προγραμματος για προσωρινες τιμες . Γραφει μονο οταν το MemWrite ειναι Enabled δηλαδη = 1

Test :

Εγγραφή του 9 στη θέση μνήμης 2

Εγγραφή του 4 στη θέση μνήμης 3

Ανάγνωση της θέσης μνήμης 2

Στην εικονα βλεπουμε οτι

InRam = 2 (00..10) γραφει το WriteData = 00...1001 (9)

InRam = 4 (00..100) γραφει το WriteData = 00...0011 (3)

Και επειτα το Memread = 1 και διαβαζουμε το InRam = 2 και μας δινει το

OutRam = 00..1001 (9)


### 1.1.4. Instruction memory

#### Main :

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY InstructionMemory IS
6    port (
7      inIM : in std_logic_vector(31 downto 0);
8      outIM : out std_logic_vector(31 downto 0)
9    );
10 END InstructionMemory;
11
12 ARCHITECTURE InstructionMemory_1 OF InstructionMemory IS
13
14   type mem_type is array (natural range <>) of std_logic_vector(31 downto 0);
15   signal mem : mem_type(0 to 255) := (
16     0 => x"20000000", -- addi $0, $0, 0
17     1 => x"20040000", -- addi $4, $0, 0
18     2 => x"20030001", -- addi $3, $0, 1
19     3 => x"20050003", -- addi $5, $0, 3
20     4 => x"AC830000", -- sw $3, 0($4)
21     5 => x"20630001", -- addi $3, $3, 1
22     6 => x"20840001", -- addi $4, $4, 1
23     7 => x"20A5FFFF", -- addi $5, $5, -1
24     8 => x"14A0FFFF", -- bne $5, $0, L1 (-5)
25     others => x"00000000"
26   );
27
28   signal FullInstruction : std_logic_vector(31 downto 0);
29
30 BEGIN
31
32   process(inIM)
33     variable addr : integer;
34   begin
35     addr := to_integer(unsigned(inIM));
36
37     if (addr >= 0 and addr <= 255) then
38       FullInstruction <= mem(addr);
39     else
40       FullInstruction <= x"00000000";
41       assert false
42         report "Instruction fetch out of bounds: PC = " & integer'image(addr)
43         severity note;
44     end if;
45   end process;
46
47   outIM <= FullInstruction;
48
49 END InstructionMemory_1;
50
```

#### TestBench :

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity Imem_tb is
6 end Imem_tb;
7
8 architecture Behavioral of Imem_tb is
9
10 component InstructionMemory
11     port (
12         inIM : in std_logic_vector(31 downto 0);
13         outIM : out std_logic_vector(31 downto 0)
14     );
15 end component;
16
17 signal inIM : std_logic_vector(31 downto 0);
18 signal outIM : std_logic_vector(31 downto 0);
19
20 begin
21
22     uut: InstructionMemory
23         port map (
24             inIM => inIM,
25             outIM => outIM
26         );
27
28     process
29     begin
30
31         wait for 10 ns;
32
33         inIM <= std_logic_vector(to_unsigned(4, 32));
34         wait for 10 ns;
35
36
37         wait;
38     end process;
39
40 end Behavioral;
41
```



## **Σχολια - Παρατηρησεις :**

To instruction memory αποθηκευει τις εντολες που θα εκτελεσει το προγραμμα

Test :

Εγγραφή του Κώδικα 1 στη μνήμη εντολών

(ξεκινώντας από τη θέση 0)

Ανάγνωση της θέσης μνήμης 4.

Στην εικόνα βλεπουμε :

Οτι το InIM παει στην διευθυνση 4 ,αυτη που θελουμε να διαβασουμε και επειτα το outim 10101100100000110000000000000000 που ειναι το AC830000 σε δεκαεξαδικο

Εβαλα το report για debugging γιατι στην αρχη ειχα προβληματα με το PC

## 1.1.5. Control

Main:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY OutputControl IS
5    port (
6      CLK      : in std_logic;
7      OC_in   : in std_logic_vector(5 downto 0);
8      RegWrite : out std_logic := '0';
9      ALUSrc  : out std_logic;
10     ALUOp   : out std_logic_vector(2 downto 0);
11     MemWrite : out std_logic;
12     MemRead  : out std_logic;
13     RegDst  : out std_logic;
14     MemToReg : out std_logic;
15     Jump    : out std_logic;
16     Branch  : out std_logic);
17 END OutputControl;
18
19 ARCHITECTURE OutputControl_1 OF OutputControl IS
20 BEGIN
21
22 -- Removed the CLK dependency in RegWrite to prevent iteration error loop i was getting
23 with OC_in select
24   RegWrite <=
25     '1' when "100011",--0x23 load by memory
26     '1' when "000000",--0x00 all arithmetic functions
27     '1' when "001000",--0x08 addi
28     '0' when others;
29
30   with OC_in select
31     ALUSrc <=
32       '1' when "100011", --0x23 load word
33       '1' when "101011", --0x2B store word
34       '1' when "001000", --0x08 addi
35       '0' when others;
36
37   with OC_in select
38     ALUOp <=
39       "000" when "000000", --Arith operation
40       "001" when "100011", --RAM operations (load)
41       "001" when "101011", --RAM operations (store)
42       "010" when "000100", --0x04 beq
43       "011" when "000101", --0x05 bne
44       "100" when "001000", --0x08 addi
45       "111" when others;
46
47   with OC_in select
48     MemWrite <=
49       '1' when "101011", --only store
50       '0' when others;
51
52   with OC_in select
53
54     MemRead <=
55       '1' when "100011", --only read
56       '0' when others;
57
58   with OC_in select
59     MemToReg <=
60       '1' when "100011", --only read
61       '0' when others;
62
63   with OC_in select
64     RegDst <=
65       '0' when "100011", --0x23 load word
66       '0' when "001000", --0x08 addi
67       '1' when others;
68
69   with OC_in select
70     Jump <=
71       '1' when "000010", --0x02 jump to address
72       '0' when others;
73
74   with OC_in select
75     Branch <=
76       '1' when "000100", --0x04 beq
77       '1' when "000101", --0x05 bne
78       '0' when others;
79 END OutputControl_1;
```


## TestBench :

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Control_tb is
5  end Control_tb;
6
7  architecture Control_tb_arch of Control_tb is
8
9      component OutputControl
10         port (
11             CLK      : in std_logic;
12             OC_in   : in std_logic_vector(5 downto 0);
13             RegWrite : out std_logic;
14             ALUSrc  : out std_logic;
15             ALUOp   : out std_logic_vector(2 downto 0);
16             MemWrite : out std_logic;
17             MemRead  : out std_logic;
18             MemToReg : out std_logic;
19             RegDst   : out std_logic;
20             Jump    : out std_logic;
21             Branch  : out std_logic
22         );
23     end component;
24
25     -- Signal
26     signal CLK_tb      : std_logic := '0';
27     signal OC_in_tb    : std_logic_vector(5 downto 0);
28     signal RegWrite_tb : std_logic;
29     signal ALUSrc_tb  : std_logic;
30     signal ALUOp_tb   : std_logic_vector(2 downto 0);
31     signal MemWrite_tb : std_logic;
32     signal MemRead_tb : std_logic;
33     signal MemToReg_tb : std_logic;
34     signal RegDst_tb  : std_logic;
35     signal Jump_tb    : std_logic;
36     signal Branch_tb  : std_logic;
37
38     -- Clock period
39     constant CLK_PERIOD : time := 10 ns;
40
41 begin
42
43     uut: OutputControl
44         port map (
45             CLK      => CLK_tb,
46             OC_in   => OC_in_tb,
47             RegWrite => RegWrite_tb,
48             ALUSrc  => ALUSrc_tb,
49             ALUOp   => ALUOp_tb,
50             MemWrite => MemWrite_tb,
51             MemRead  => MemRead_tb,
52             MemToReg => MemToReg_tb,
```

```

52      memioreg  -> memioreg_tb,
53      RegDst    -> RegDst_tb,
54      Jump      -> Jump_tb,
55      Branch    -> Branch_tb
56  );
57
58  -- Clock process
59  CLK_process: process
60  begin
61      CLK_tb <= '0';
62      wait for CLK_PERIOD/2;
63      CLK_tb <= '1';
64      wait for CLK_PERIOD/2;
65  end process;
66
67
68  stim_proc: process
69  begin
70      -- Wait for initial setup
71      wait for 20 ns;
72
73      -- Test 1: addi $1, $0, 4 (opcode = 001000)
74      OC_in_tb <= "001000";
75      wait for 30 ns;
76
77      -- Test 2: sw $6, 0($4) (opcode = 101011)
78      OC_in_tb <= "101011";
79      wait for 30 ns;
80
81      -- Test 3: bne $5,$0,L1 (opcode = 000101)
82      OC_in_tb <= "000101";
83      wait for 30 ns;
84
85      -- Additional tests for completeness
86      -- Test lw instruction (opcode = 100011)
87      OC_in_tb <= "100011";
88      wait for 30 ns;
89
90      -- Test R-type instruction (opcode = 000000)
91      OC_in_tb <= "000000";
92      wait for 30 ns;
93
94      wait;
95  end process;
96
97 end Control_tb_arch;

```



## Σχολια-Παρατηρσεις :

To control Unit παίρνει τις εντολες και τις αποκωδικοποιει και δινει τα σωστα control signals σε διαφορα μερη του επεξεργαστη mips

Test :

Είσοδος των ακόλουθων εντολών και έλεγχος των εξόδων

addi \$1, \$0, 4

sw \$6, 0(\$4)

bne \$5,\$0,L1

Εχουμε ενα clock ανα 10 ns

1.addi \$1, \$0, 4

Εχουμε

OC\_in = 001000

regwrite = 1 για να γραφει στον register

Alusrc = 1 χρησιμοποιει immediate value , aluop = 111 και regDest = 0

2. sw \$6, 0(\$4)

Oc\_in = 101011

MemWrite = 1 δηλαδη γραφει στην μνημη

Alusrc = 1

AluOP = 001 (ram operations)

3. bne \$5,\$0,L1

Oc\_in = 000101

Branch = 1(γιατι εχουμε branch εντολη)

ALUOP = 011

Επισης εβαλα και

Lw για να δω την λειτουργια και r instruction

Οποτε δινει : oc\_in = 100011

Regwrite = 1 θα γραψει απο μνημη σε register

Memread = 1 αρα θελουμε να διαβασει απο μνημη

Memtoreg = 1 και απο μνημη σε reg

Alusrc = 1

AluOP=001

Επιπλεον : R-Type instruction

Oc\_in = 000000

Regwrite = 1(γραφει αποτελεσμα σε register)

Aluop=000 (arithmetic operation)

Regdst = 1

To simulation δειχνει οτι το control λειτουργει σωστα

## 1.1.6. Control ALU

### Main


```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity ALUControl is port (
5      ALUOp      : in  std_logic_vector(2 downto 0);
6      Funct      : in  std_logic_vector(5 downto 0);
7      ALUCont_out : out std_logic_vector(3 downto 0));
8  end ALUControl;
9
10 architecture ALUControl_1 of ALUControl is
11     signal regALUControl_Funct: std_logic_vector(3 downto 0) := 
12         ("others">'0');
13     signal regALUControl_op: std_logic_vector(3 downto 0) := 
14         ("others">'0');
15
16 begin
17     -- Funct is defined only for R type
18     with Funct select
19         regALUControl_Funct <=
20             "0001" when "100000", --0x20
21             "0010" when "100100", --0x24
22             "0011" when "100101", --0x25
23             "0100" when "100111", --0x27
24             "0101" when "001100", --0xC
25             "0110" when "001101", --0x0D
26             "0111" when "000000", --0x00
27             "1000" when "000010", --0x02
28             "1100" when "101010", --0x2A slt
29             "1111" when others;
30
31     with ALUOp select
32         regALUControl_op <=
33             "0001" when "001",    -- load: add base and relative address
34             "1010" when "010",    -- beq
35             "1011" when "011",    -- bne
36             "0001" when "100",    -- addi
37             "1111" when others;
38
39     with ALUOp select
40         ALUCont_out <=
41             regALUControl_Funct when "000",
42             regALUControl_op when others;
43
44 end ALUControl_1;
```

### TestBench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity ALUControl_tb is
5  end ALUControl_tb;
6
7  architecture Behavioral of ALUControl_tb is
8
9    component ALUControl
10      port (
11        ALUOp      : in  std_logic_vector(2 downto 0);
12        Funct      : in  std_logic_vector(5 downto 0);
13        ALUCont_out : out std_logic_vector(3 downto 0)
14      );
15    end component;
16
17    signal ALUOp      : std_logic_vector(2 downto 0);
18    signal Funct      : std_logic_vector(5 downto 0);
19    signal ALUCont_out : std_logic_vector(3 downto 0);
20
21 begin
22
23    uut: ALUControl
24      port map (
25        ALUOp      => ALUOp,
26        Funct      => Funct,
27        ALUCont_out => ALUCont_out
28      );
29
30    process
31    begin
32      -- R-type: add => ALUOp = "000", Funct = "100000" (0x20) => ALUCont = "0001"
33      ALUOp <= "000";
34      Funct <= "100000";  -- add
35      wait for 10 ns;
36
37      -- R-type: sub => Funct = "100010"
38      Funct <= "100010";
39      wait for 10 ns;
40
41      -- R-type: and => Funct = "100100" => "0010"
42      Funct <= "100100";
43      wait for 10 ns;
44
45      -- R-type: or => Funct = "100101" => "0011"
46      Funct <= "100101";
47      wait for 10 ns;
48
49      -- R-type: slt => Funct = "101010" => "1100"
50      Funct <= "101010";
51      wait for 10 ns;
52
53      -- I-type: lw/sw => ALUOp = "001" => should output "0001" (add)
54      ALUOp <= "001";
55      wait for 10 ns;
56
57      -- I-type: beq => ALUOp = "010" => "1010"
58      ALUOp <= "010";
59      wait for 10 ns;
60
61      -- I-type: bne => ALUOp = "011" => "1011"
62      ALUOp <= "011";
63      wait for 10 ns;
64
65      -- I-type: addi => ALUOp = "100" => "0001"
66      ALUOp <= "100";
67      wait for 10 ns;
68
69      wait;
70    end process;
71
72 end Behavioral;

```



## Σχολια-Παρατηρησεις:

Το ALU control unit λειτουργει με το control unit , παιρνει τα signal του και τα μετατρεπει σε συγκεκριμενους κωδικους του για την alu και ετσι η alu κανει την ακριβη πραξην που πρεπει να εκτελεσει .

Τεστ:

Είσοδος των ακόλουθων συνδυασμών και έλεγχος των εξόδων

Funct – ALUop

100000 – 10

100010 – 10

111111 – 00

111111 – 01

H funct ειναι μονο για τα r-type instructions

Και για τα i type χρησιμοποιει την aluop

Τι βλεπουμε στο simulation :

1. ALUOp = "000", Funct = "100000" -> ALUCont\_out = "0001" (ADD)

2. ALUOp = "000", Funct = "100010" -> ALUCont\_out = "1111" (SUB)
3. ALUOp = "000", Funct = "100100" -> ALUCont\_out = "0010"(AND)
4. ALUOp = "000", Funct = "100101" -> ALUCont\_out = "0011"(OR)
5. ALUOp = "000", Funct = "101010" -> ALUCont\_out = "1100"(SLT)
6. ALUOp = "001" -> ALUCont\_out = "0001" (LW)
7. ALUOp = "010" -> ALUCont\_out = "1010" (BRANCH EQUAL)
8. ALUOp = "011" -> ALUCont\_out = "1011" (BRANCH NOT EQUAL)
9. ALUOp = "100" -> ALUCont\_out = "0001" (ADDI)

### 1.1.7. Program counter

#### Main

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY ProgramCounter IS
6    port (
7      inPC : in std_logic_vector(31 downto 0);
8      outPC : out std_logic_vector(31 downto 0);
9      CLK : in std_logic;
10     Rst : in std_logic
11   );
12 END ProgramCounter;
13
14 ARCHITECTURE ProgramCounter_1 OF ProgramCounter IS
15 BEGIN
16   reg: process(CLK,Rst)
17   begin
18     if Rst = '1' then
19       outPC <= (others => '0'); -- clear PC on reset
20     elsif rising_edge(CLK) then
21       outPC <= inPC;           -- update PC on clock edge
22     end if;
23   end process;
24 END ProgramCounter_1;
25


```

#### TestBench

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity PC_tb is
5  end PC_tb;
6
7  architecture PC_tb of PC_tb is
8    -- Component declaration
9    component ProgramCounter
10   port (
11     InPC : in std_logic_vector(31 downto 0);
12     OutPC : out std_logic_vector(31 downto 0);
13     CLK : in std_logic;
14     Rst : in std_logic
15   );
16 end component;
17
18 -- Signal declarations
19 signal InPC_tb : std_logic_vector(31 downto 0);
20 signal OutPC_tb : std_logic_vector(31 downto 0);
21 signal CLK_tb : std_logic := '0';
22 signal Rst_tb : std_logic := '0';
23
24 -- Clock period
25 constant CLK_PERIOD : time := 10 ns;
26
27 begin
28
29  uut: ProgramCounter
30    port map (
31      InPC => InPC_tb,
32      OutPC => OutPC_tb,
33      CLK => CLK_tb,
34      Rst => Rst_tb
35    );
36
37  -- Clock process
38  CLK_process: process
39  begin
40    CLK_tb <= '0';
41    wait for CLK_PERIOD/2;
42    CLK_tb <= '1';
43    wait for CLK_PERIOD/2;
44  end process;
45
46
47  stim_proc: process
48  begin
49
50    wait for 10 ns;
51
52    -- Test reset functionality
53    Rst_tb <= '1';
54    InPC_tb <= x"12345678"; -- Should be ignored during reset
55    wait for 20 ns;
56    Rst_tb <= '0';
57    wait for 10 ns;
58
59    -- Test 1: Write and read 0xAAAAACCC
60    InPC_tb <= x"AAAACCCC";
61    wait for 20 ns; -- Wait for clock edge
62
63    -- Test 2: Write and read 0xFFFFBBBB
64    InPC_tb <= x"FFFFBBBB";
65    wait for 20 ns; -- Wait for clock edge
66
67
68    wait;
69  end process;
70
71 end PC_tb;

```



## Σχολια - Παρατηρησεις :

Ο PC κραταει τη διευθυνση της τρεχουσας εντολής

Τεστ:

Εγγραφή και ανάγνωση των ακόλουθων δεδομένων:

0xAAAA CCCC

0xFFFF BBBB

Αρχηκα κανουμε ενα reset , Rst= 1 και το outpc δινει 0 ανεξαρτητως το pcin

Εχω βαλει για τεστ pc in 0x"12345678"

Μετα θετω rst=0 και βαζω το pcin = 0xAAAA CCCC

Το outpc δινει το περιεχομενο αυτο σε 32 bit

Επειτα βαζω inpc = 0xFFFF BBBB

Outpc = 0xFFFF BBBB.

### 1.1.8. 5mux 2-1

#### Main

```

1  Library IEEE;
2  use IEEE.std_logic_1164.all;
3  ENTITY MUX2_5 IS PORT (
4      MUXin1 : in std_logic_vector(4 downto 0);
5      MUXin2 : in std_logic_vector(4 downto 0);
6      MUXout : out std_logic_vector(4 downto 0);
7      sel : in std_logic);
8  END MUX2_5;
9  ARCHITECTURE MUX2_5_1 OF MUX2_5 IS
10 BEGIN
11     MUXout <= MUXin1 when sel='0' else
12             MUXin2 when sel='1';
13 END;
14


```

## TestBench

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Mux2tol_5_tb is
5  end Mux2tol_5_tb;
6
7  architecture Mux2tol_5_tb of Mux2tol_5_tb is
8      -- Component declaration
9      component MUX2_5
10     Port (
11         MUXin1 : in  std_logic_vector(4 downto 0);
12         MUXin2 : in  std_logic_vector(4 downto 0);
13         MUXout : out std_logic_vector(4 downto 0);
14         sel   : in  std_logic
15     );
16  end component;
17
18  -- Signal declarations
19  signal MUXin1_tb : std_logic_vector(4 downto 0);
20  signal MUXin2_tb : std_logic_vector(4 downto 0);
21  signal MUXout_tb : std_logic_vector(4 downto 0);
22  signal sel_tb    : std_logic;
23
24 begin
25
26     uut: MUX2_5
27         port map (
28             MUXin1 => MUXin1_tb,
29             MUXin2 => MUXin2_tb,
30             MUXout => MUXout_tb,
31             sel   => sel_tb
32         );
33
34     -- Stimulus process
35     stim_proc: process
36     begin
37         -- Wait for initial setup
38         wait for 10 ns;
39
40         -- ΕΙΓΟΔΟΣ - ΕΙΓΟΔΟΣ - ΕΠΙΑΘΗ
41         -- 0x1C - 0x0A - 1
42         -- 0x1C - 0x0B - 0
43
44         -- Test 1: Input0=0x1C, Input1=0x0A, Select=1 (should output 0x0A)
45         MUXin1_tb <= "11100"; -- 0x1C
46         MUXin2_tb <= "01010"; -- 0x0A
47         sel_tb <= '1';
48         wait for 20 ns;
49
50         -- Test 2: Input0=0x1C, Input1=0x0B, Select=0 (should output 0x1C)
51         MUXin1_tb <= "11100"; -- 0x1C
52         MUXin2_tb <= "01011"; -- 0x0B
53         sel_tb <= '0';
54         wait for 20 ns;
55
56
57         wait;
58     end process;
59
60 end Mux2tol_5_tb;
61
62

```



## Σχολια - Παρατηρησεις :

Αυτό είναι ένας 2 to 1 multiplexe **r** που λειτουργεί με 5-bit vectors - χρησιμοποιείται για την επιλογή register destinations στον mips επεξεργαστή.

Τεστ:

ΕΙΣΟΔΟΣ0 – ΕΙΣΟΔΟΣ1 – ΕΠΙΛΟΓΗ

0x1C – 0x0A – 1

0x1C – 0x0B – 0

Όταν sel = 0 τότε muxout = muxin1

Όταν sel = 1 τότε muxout = muxin2

1. 0x1C – 0x0A – 1

Βλεπουμε muxin1 = 11100 (0x1C)

Muxin2 = 01010(0x0A)

Sel = 1

Muxout = 01010(muxin2)

2. 0x1C – 0x0B – 0

muxin1 = 11100 (0x1C)

Muxin2 = 01011(0x0B)

Sel = 0

Muxout = 11100(muxin1)

## 1.1.9. Sign Extension

### Main

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  ENTITY SignExtend IS port (
5      SignExIn : in std_logic_vector(15 downto 0);
6      SignExOut : out std_logic_vector(31 downto 0)
7  );
8  END SignExtend;
9
10 ARCHITECTURE SignExtend_1 of SignExtend IS
11     signal ones  : std_logic_vector(15 downto 0) := (others=>'1');
12     signal zeros : std_logic_vector(15 downto 0) := (others=>'0');
13 BEGIN
14
15
16
17     SignExOut <= ones & SignExIn  when SignExIn(15) = '1' else
18             zeros & SignExIn when SignExIn(15) = '0';
19
20 END SignExtend_1;
```

### TestBench

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Signextension_tb is
5  end Signextension_tb;
6
7  architecture Signextension_tb of Signextension_tb is
8    -- Component declaration
9    component SignExtend
10   port (
11     SignExIn : in std_logic_vector(15 downto 0);
12     SignExOut : out std_logic_vector(31 downto 0)
13   );
14  end component;
15
16  -- Test signals
17  signal SignExIn_tb : std_logic_vector(15 downto 0);
18  signal SignExOut_tb : std_logic_vector(31 downto 0);
19
20 begin
21  -- Component instantiation
22  UUT: SignExtend
23  port map (
24    SignExIn  => SignExIn_tb,
25    SignExOut => SignExOut_tb
26  );
27
28  -- Test process
29  stimulus_process: process
30  begin
31    -- Test case 1: 0xFAAA (negative number)
32    SignExIn_tb <= x"FAAA";
33    wait for 10 ns;
34
35    -- Test case 2: 0xFFFF (negative number)
36    SignExIn_tb <= x"AFFF";
37    wait for 10 ns;
38
39    -- Test case 3: 0x5444 (positive number)
40    SignExIn_tb <= x"5444";
41    wait for 10 ns;
42
43    -- End simulation
44    wait;
45  end process;
46
47 end Signextension_tb;
48

```



## Σχολια - Παρατηρησεις :

Αυτο το unit παιρνει ενα 16 bit signed και το κανει 32 bit signed number

Signexin = 16bit

Signexout = 32 bit

Επισης :

Av msb (most significant bit)= 1 τοτε negative number

Αλλιως positive

Τεστ :

Είσοδος των ακόλουθων συνδυασμών και έλεγχος εξόδων

0xFAAA

0xAFFF

0x5444

Βλεπουμε στο simulation οτι κανανε extend σε

SignOut = 0xFFFFAaaa (negative number extended)

SignOut = 0xFFFFFAFF (negative number extended)

SignOut = 0x00005444 (positive number extended)


## 1.1.10. 32mux 2-1

### Main

```
1  Library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  ENTITY MUX2_32 IS PORT (
5      MUXin1 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
6      MUXin2 : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
7      MUXout : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
8      sel : IN STD_LOGIC );
9
10 END MUX2_32;
11
12 ARCHITECTURE MUX2_32_1 OF MUX2_32 IS
13 BEGIN
14     MUXout <= MUXin1 WHEN sel='0' ELSE
15             MUXin2 WHEN sel='1';
16
17 END MUX2_32_1;
```

## TestBench

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Mux32_2tol_tb is
5  end Mux32_2tol_tb;
6
7  architecture testbench of Mux32_2tol_tb is
8    -- Component declaration
9    component MUX2_32
10      port (
11        MUXin1 : in std_logic_vector(31 downto 0);
12        MUXin2 : in std_logic_vector(31 downto 0);
13        MUXout : out std_logic_vector(31 downto 0);
14        sel : in std_logic
15      );
16    end component;
17
18    -- Test signals
19    signal MUXin1_tb : std_logic_vector(31 downto 0);
20    signal MUXin2_tb : std_logic_vector(31 downto 0);
21    signal MUXout_tb : std_logic_vector(31 downto 0);
22    signal sel_tb : std_logic;
23
24 begin
25  -- Component instantiation
26  UUT: MUX2_32
27    port map (
28      MUXin1 => MUXin1_tb,
29      MUXin2 => MUXin2_tb,
30      MUXout => MUXout_tb,
31      sel => sel_tb
32    );
33
34  -- Test process
35  stimulus_process: process
36  begin
37    -- Setup test inputs
38    MUXin1_tb <= x"CCCCCCCC";  -- ΕΙΣΟΔΟΣ0
39    MUXin2_tb <= x"BBBBBBBB";  -- ΕΙΣΟΔΟΣ1
40
41    -- Test case 1: sel = 1 (should select input2)
42    sel_tb <= '1';
43    wait for 10 ns;
44
45    -- Test case 2: sel = 0 (should select input1)
46    sel_tb <= '0';
47    wait for 10 ns;
48
49    -- End simulation
50    wait;
51  end process;
52
53 end testbench;
54
```



## **Σχολια - Παρατηρησεις :**

Δουλευει σαν τον 5tux 2 to 1 απλα χρησιμοποιει 32 bit inputs

Muxin1 отъявл = 0

Muxin2 otav sel =1

### Test :

Είσοδος των ακόλουθων συνδυασμών και έλεγχος εξόδων

## ΕΙΣΟΔΟΣ0 – ΕΙΣΟΔΟΣ1 – ΕΠΙΛΟΓΗ

0xCCCCCCCC = 0xB BBBB BBBB = 1

`0xFFFFFFFF = 0xFFFFFFFF = 0`

## Βλεπομε :

$\Gamma_{\text{J}\alpha \text{ sel}} = 1$

M 4

Muxout = muxin1 = 11001.. = 0xCCCCCCCC


### 1.1.11. Left Shift

## Main

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY Shifter IS
6    PORT (
7      Sin : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
8      Sout : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
9      opS : IN STD_ULOGIC;
10     num : IN STD_LOGIC_VECTOR(4 DOWNTO 0));
11 END Shifter;
12
13 ARCHITECTURE Shifter_1 OF Shifter IS
14
15   SIGNAL tmp: UNSIGNED(31 DOWNTO 0);
16
17 BEGIN
18
19   tmp <= TO_UNSIGNED(TO_INTEGER(SIGNED(Sin)),tmp'LENGTH) SLL TO_INTEGER(SIGNED(num)) WHEN opS='0' ELSE
20     TO_UNSIGNED(TO_INTEGER(SIGNED(Sin)),tmp'LENGTH) SRL TO_INTEGER(SIGNED(num)) WHEN opS='1';
21
22   Sout <= STD_LOGIC_VECTOR(TO_SIGNED(TO_INTEGER(tmp),Sout'LENGTH));
23
24 END Shifter_1;
```

## TestBench

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Leftshift_tb is
6  end Leftshift_tb;
7
8  architecture testbench of Leftshift_tb is
9    -- Component declaration
10   component Shifter
11     port (
12       Sin : in std_logic_vector(31 downto 0);
13       Sout : out std_logic_vector(31 downto 0);
14       opS : in std_ulogic;
15       num : in std_logic_vector(4 downto 0)
16     );
17   end component;
18
19   -- Test signals
20   signal Sin_tb : std_logic_vector(31 downto 0);
21   signal Sout_tb : std_logic_vector(31 downto 0);
22   signal op_tb : std_ulogic;
23   signal num_tb : std_logic_vector(4 downto 0);
24
25 begin
26   -- Component instantiation
27   UUT: Shifter
28     port map (
29       Sin => Sin_tb,
30       Sout => Sout_tb,
31       opS => op_tb,
32       num => num_tb
33     );
34
35   -- Test process
36   stimulus_process: process
37   begin
38     -- Test case: 0xFFFFFFFF left shift by 2 positions
39     Sin_tb <= x"0FFFFFFF";
40     op_tb <= '0'; -- left shift
41     num_tb <= "00010"; -- shift by 2
42     wait for 10 ns;
43
44     -- Test: shift 0x80000000 right by 1
45     Sin_tb <= x"0FFFFFFF";
46     op_tb <= '1'; -- right shift
47     num_tb <= "00010";
48     wait for 10 ns;
49
50     wait;
51   end process;
52
53 end testbench;
54
55
```



## Σχολια-Παρατηρησεις:

Το unit αυτό κανει ολισθηση αριστερα κατα 2 σε 32 bit number

Τεστ :

Είσοδος των ακόλουθων συνδυασμών και έλεγχος εξόδων

0xFFFF FFFF

Βλεπουμε ότι

Sin = 0xFFFFFFFF

Op = 0 (left)

Num = 2 (ολισθηση κατα 2)

Αποτελεσμα : 0x3FFFFFFC

Επισης δοκιμασα και right shift

Sin = 0xFFFFFFFF

Op = 1 (right)

Num = 2 (ολισθηση κατα 2)

Αποτελεσμα : 0x03FFFFFF


## 1.1.12. Adder 32bit

### Main

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY FullAdder IS port (
6    in1, in2 : in std_logic_vector(31 downto 0);
7    carryin : in std_logic_vector(0 downto 0);
8    sum : out std_logic_vector(31 downto 0);
9    carryout : out std_logic);
10 END FullAdder;
11
12 -- Architecture for FullAdder
13 ARCHITECTURE FullAdder_1 OF FullAdder IS
14   -- Temp signal for sum with 32th for carry
15   signal tmp: std_logic_vector(32 downto 0);
16 BEGIN
17   tmp <= std_logic_vector(to_signed( to_integer(signed(in1)) + to_integer(signed(in2)) + to_integer(signed(carryin)),33));
18   carryout <= tmp(32);
19   sum <= tmp(31 downto 0);
20 END FullAdder_1;
21
22
23
24
25
```

### TestBench

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity Adder32_tb is
6  end Adder32_tb;
7
8  architecture testbench of Adder32_tb is
9   -- Component declaration
10  component FullAdder
11    port (
12      in1, in2 : in std_logic_vector(31 downto 0);
13      carryin : in std_logic_vector(0 downto 0);
14      sum : out std_logic_vector(31 downto 0);
15      carryout : out std_logic
16    );
17  end component;
18
19  -- Test signals
20  signal in1_tb : std_logic_vector(31 downto 0);
21  signal in2_tb : std_logic_vector(31 downto 0);
22  signal carryin_tb : std_logic_vector(0 downto 0);
23  signal sum_tb : std_logic_vector(31 downto 0);
24  signal carryout_tb : std_logic;
25
26 begin
27  -- Component instantiation
28  UUT: FullAdder
29    port map (
30      in1 => in1_tb,
31      in2 => in2_tb,
32      carryin => carryin_tb,
33      sum => sum_tb,
34      carryout => carryout_tb
35    );
36
37  -- Test process
38  stimulus_process: process
39  begin
40    -- No carry in for both tests
41    carryin_tb <= "0";
42
43    -- Test case 1: 0xCCCCCCCC + 0xBFFFFFFF
44    in1_tb <= x"CCCCCCCC";
45    in2_tb <= x"BFFFFFFF";
46    wait for 10 ns;
47
48    -- Test case 2: 0xFFFFFFFF + 0x55555556
49    in1_tb <= x"FFFFFFFF";
50    in2_tb <= x"55555556";
51    wait for 10 ns;
52
53    -- End simulation
54    wait;
55  end process;
56
57 end testbench;
58
```



## Σχολια - Παρατηρησεις :

Ο adder ειναι ενα unit που κανει προσθεσεις με δυο 32 bit number

Εχουμε in1 , in2 που ειναι 32 bit αριθμοι και carryin που ειναι 1 carry input

Εχουμε ενα sum για τα αποτελεσματα και ενα carry out αν υπαρξει overflow

Μετατρεπει τις εισοδους σε προσημασμενους ακεραιους αριθμους ,εκτελει προσθεση με προσωρινο αποτελεσμα tmp 32 bit και εξαγει το κρατουμενο απο το 32bit ,τελος επιστρεφει το αθροισμα sum

Test :

Είσοδος των ακόλουθων συνδυασμών και έλεγχος εξόδων

0xCCCCCCCC - 0xBLLLLLLL

0xBLLLLLLL – 0x55555555

1. 0xCCCCCCCC – 0xBLLLLLLL

Εχουμε

Αποτελεσμα : 0x88888887

Carry out = 1

2. 0xBLLLLLLL – 0x55555555

Αποτελεσμα : 0x11111111  
Carryout = 0

## 2 . Υλοποίηση και έλεγχος του επεξεργαστή

### 2.1 Entity MIPS

ENTITY MIPS IS port (

CLK : in std\_logic;

Rst : in std\_logic;

outMIPS : out std\_logic\_vector(31 downto 0);

);

END MIPS;

## 2.2 Εντολές

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY InstructionMemory IS
6    port (
7      inIM : in std_logic_vector(31 downto 0);
8      outIM : out std_logic_vector(31 downto 0)
9    );
10 END InstructionMemory;
11
12 ARCHITECTURE InstructionMemory_1 of InstructionMemory IS
13
14   type mem_type is array (natural range <>) of std_logic_vector(31 downto 0);
15   signal mem : mem_type(0 to 255) := (
16     0 => x"20000000", -- addi $0, $0, 0
17     1 => x"20040000", -- addi $4, $0, 0
18     2 => x"20030001", -- addi $3, $0, 1
19     3 => x"20050003", -- addi $5, $0, 3
20     4 => x"AC830000", -- sw $3, 0($4)
21     5 => x"20630001", -- addi $3, $3, 1
22     6 => x"20840001", -- addi $4, $4, 1
23     7 => x"20A5FFFF", -- addi $5, $5, -1
24     8 => x"14A0FFF8", -- bne $5, $0, L1 (-5)
25     others => x"00000000"
26   );
27
28   signal FullInstruction : std_logic_vector(31 downto 0);
29
30 BEGIN
31
32   process(inIM)
33     variable addr : integer;
34   begin
35     addr := to_integer(unsigned(inIM));
36
37     if (addr >= 0 and addr <= 255) then
38       FullInstruction <= mem(addr);
39     else
40       FullInstruction <= x"00000000";
41       assert false
42         report "Instruction fetch out of bounds: PC = " & integer'image(addr)
43         severity note;
44     end if;
45   end process;
46
47   outIM <= FullInstruction;
48
49 END InstructionMemory_1;
50
```

## 2.3 Ανάπτυξη architecture του MIPS

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY MIPS IS
6    port (
7      CLK      : in std_logic;
8      Rst      : in std_logic;
9      outMIPS : out std_logic_vector(31 downto 0);
10
11     -- Debug outputs for waveforms
12     debug_PC : out std_logic_vector(31 downto 0);
13     debug_instruction : out std_logic_vector(31 downto 0);
14     debug_reg_datal : out std_logic_vector(31 downto 0);
15     debug_reg_data2 : out std_logic_vector(31 downto 0);
16     debug_alu_result : out std_logic_vector(31 downto 0);
17     debug_mem_data : out std_logic_vector(31 downto 0);
18     debug_write_reg : out std_logic_vector(4 downto 0);
19     debug_write_data : out std_logic_vector(31 downto 0);
20     debug_mem_addr : out std_logic_vector(31 downto 0);
21     debug_controls : out std_logic_vector(7 downto 0) -- RegWrite, ALUSrc, MemWrite, MemRead, RegDst, MemToReg, Jump, Branch
22   );
23 END MIPS;
24
25 ARCHITECTURE MIPS_1 OF MIPS IS
26
27   component FullAdder
28     port (
29       in1, in2 : in std_logic_vector(31 downto 0);
30       carryin : in std_logic_vector(0 downto 0);
31       sum : out std_logic_vector(31 downto 0);
32       carryout : out std_logic);
33   end component;
34
35   component ALU
36     port (
37       in1 : in std_logic_vector(31 downto 0);
38       in2 : in std_logic_vector(31 downto 0);
39       op : in std_logic_vector(3 downto 0);
40       outALU : out std_logic_vector(31 downto 0);
41       Zero : out std_logic);
42   end component;
43
44   component ProgramCounter
45     port (
46       inPC : in std_logic_vector(31 downto 0);
47       outPC : out std_logic_vector(31 downto 0);
48       CLK : in std_logic;
49       Rst : in std_logic);
50   end component;
51
52   component InstructionMemory
53     port (
54       inIM : in std_logic_vector(31 downto 0);
55       outIM : out std_logic_vector(31 downto 0));
56   end component;
57
58   component Registers
59     port (
60       CLK      : in std_logic;
61       RegIn1  : in std_logic_vector(4 downto 0);
62       RegIn2  : in std_logic_vector(4 downto 0);
63       RegWriteIn : in std_logic_vector(4 downto 0);
64       DataWriteIn : in std_logic_vector(31 downto 0);
65       RegWrite  : in std_logic;
66       RegOut1  : out std_logic_vector(31 downto 0);
67       RegOut2  : out std_logic_vector(31 downto 0));

```

```

68      end component;
69
70  component ALUControl
71    port (
72      ALUOp      : in std_logic_vector(2 downto 0);
73      Funct      : in std_logic_vector(5 downto 0);
74      ALUCont_out : out std_logic_vector(3 downto 0));
75  end component;
76
77  component OutputControl
78    port (
79      CLK        : in std_logic;
80      OC_in     : in std_logic_vector(5 downto 0);
81      RegWrite   : out std_logic;
82      ALUSrc     : out std_logic;
83      ALUOp      : out std_logic_vector(2 downto 0);
84      MemWrite   : out std_logic;
85      MemRead    : out std_logic;
86      RegDst     : out std_logic;
87      MemToReg   : out std_logic;
88      Jump       : out std_logic;
89      Branch     : out std_logic);
90  end component;
91
92  component Memory
93    port (
94      CLK        : in std_logic;
95      inRAM     : in std_logic_vector(31 downto 0);
96      WriteData  : in std_logic_vector(31 downto 0);
97      MemWrite   : in std_logic;
98      MemRead    : in std_logic;
99      outRAM    : out std_logic_vector(31 downto 0);
100     reset      : in std_logic);
101 end component;
102
103 component MUX2_5
104   port (
105     MUXin1   : in std_logic_vector(4 downto 0);
106     MUXin2   : in std_logic_vector(4 downto 0);
107     MUXout   : out std_logic_vector(4 downto 0);
108     sel      : in std_logic);
109 end component;
110
111 component MUX2_32
112   port (
113     MUXin1   : in std_logic_vector(31 downto 0);
114     MUXin2   : in std_logic_vector(31 downto 0);
115     MUXout   : out std_logic_vector(31 downto 0);
116     sel      : in std_logic);
117 end component;
118
119 component SignExtend
120   port (
121     SignExIn  : in std_logic_vector(15 downto 0);
122     SignExOut : out std_logic_vector(31 downto 0));
123 end component;
124
125 -- Signals
126 signal RegWrite, ALUSrc, MemWrite, MemRead, RegDst, MemToReg, Jump, Zero, Branch, BranchTaken : std_logic;
127 signal PC_FA_IM, FA_PC_OUT, OUT_IM, ONE, outALU : std_logic_vector(31 downto 0);
128 signal ALUOp : std_logic_vector(2 downto 0);
129 signal RegOut1, RegOut2, DataWriteIn, MUXalutOut, SignExOut, outRAM, ShiftJump2MuxJump, MuxJump2PC, MuxBranch2MuxJump, ALUbranchOut,
130 signal ALUControl_out : std_logic_vector(3 downto 0);
131 signal MUXregOut : std_logic_vector(4 downto 0);

```

```

132
133 BEGIN
134
135 -- PC increment and branch calc
136 ONE <= std_logic_vector(to_unsigned(1,32));
137 PC_plus_1 <= std_logic_vector(unsigned(PC_FA_IM) + unsigned(ONE));
138
139
140 PC_branch_target <= std_logic_vector(signed(PC_plus_1) + signed(SignExOut));
141
142 -- Program Counter
143 PC1: ProgramCounter
144 port map(
145     inPC => MuxJump2PC,
146     outPC => PC_FA_IM,
147     CLK => CLK,
148     Rst => Rst);
149
150 -- Instruction Memory
151 IM1: InstructionMemory
152 port map(
153     inIM => PC_FA_IM,
154     outIM => OUT_IM);
155
156 -- Register File
157 REG1: Registers
158 port map(
159     CLK => CLK,
160     RegIn1 => OUT_IM(25 downto 21),
161     RegIn2 => OUT_IM(20 downto 16),
162     RegWriteIn => MUXregOut,
163     DataWriteIn => DataWriteIn,
164     RegWrite => RegWrite,
165     RegOut1 => RegOut1,
166     RegOut2 => RegOut2);
167
168 -- Main Control Unit
169 OCL: OutputControl
170 port map(
171     CLK => CLK,
172     OC_in => OUT_IM(31 downto 26),
173     RegWrite => RegWrite,
174     ALUSrc => ALUSrc,
175     ALUOp => ALUOp,
176     MemWrite => MemWrite,
177     MemRead => MemRead,
178     RegDst => RegDst,
179     MemToReg => MemToReg,
180     Jump => Jump,
181     Branch => Branch);
182
183 -- ALU Control Unit
184 ALUC_1: ALUControl
185 port map(
186     ALUOp => ALUOp,
187     Funct => OUT_IM(5 downto 0),
188     ALUCont_out => ALUControl_out);
189
190 -- ALU
191 ALU1: ALU
192 port map(
193     in1 => RegOut1,
194     in2 => MUXaluOut,
195     op => ALUControl_out,

```

```

196      outALU => outALU,
197      Zero    => Zero);
198
199      -- Data Memory
200      RAM1: Memory
201      port map(
202          CLK      => CLK,
203          inRAM   => outALU,
204          WriteData => RegOut2,
205          MemWrite  => MemWrite,
206          MemRead   => MemRead,
207          outRAM   => outRAM,
208          reset     => Rst);
209
210      -- MUXes
211      MUXreg: MUX2_5
212      port map(
213          MUXin1 => OUT_IM(20 downto 16),
214          MUXin2 => OUT_IM(15 downto 11),
215          MUXout  => MUXregOut,
216          sel     => RegDst);
217
218      MUXaluIn: MUX2_32
219      port map(
220          MUXin1 => RegOut2,
221          MUXin2 => SignExOut,
222          MUXout  => MUXaluOut,
223          sel     => ALUSrc);
224
225      MUXram: MUX2_32
226      port map(
227          MUXin1 => outALU,
228          MUXin2 => outRAM,
229          MUXout  => DataWriteIn,
230          sel     => MemToReg);
231
232      ShiftJump2MuxJump <= PC_plus_1(31 downto 28) & OUT_IM(25 downto 0) & "00";
233
234      MUXjump: MUX2_32
235      port map(
236          MUXin1 => MuxBranch2MuxJump,
237          MUXin2 => ShiftJump2MuxJump,
238          MUXout  => MuxJump2PC,
239          sel     => Jump);
240
241      -- Complete branch logic for both beq and bne
242      -- beq (000100): branch if equal (Zero = '1')
243      -- bne (000101): branch if not equal (Zero = '0')
244      BranchTaken <= Branch and Zero when OUT_IM(31 downto 26) = "000100" else      -- beq
245          Branch and (not Zero) when OUT_IM(31 downto 26) = "000101" else -- bne
246          '0';
247
248      MUXbranch: MUX2_32
249      port map(
250          MUXin1 => PC_plus_1,
251          MUXin2 => PC_branch_target,
252          MUXout  => MuxBranch2MuxJump,
253          sel     => BranchTaken);
254
255      SignEx1: SignExtend
256      port map(
257          SignExIn  => OUT_IM(15 downto 0),
258          SignExOut => SignExOut);
259
260      -- Debug output connections
261      debug_PC <= PC_FA_IM;
262      debug_instruction <= OUT_IM;
263      debug_req_data1 <= RegOut1;
264      debug_req_data2 <= RegOut2;
265      debug_alu_result <= outALU;
266      debug_mem_data <= outRAM;
267      debug_write_reg <= MUXregOut;
268      debug_write_data <= DataWriteIn;
269      debug_mem_addr <= outALU when (MemRead = '1' or MemWrite = '1') else (others => '0');
270      debug_controls <= RegWrite & ALUSrc & MemWrite & MemRead & RegDst & MemToReg & Jump & Branch;
271
272      outMIPS <= outALU;
273
274 END MIPS_1;

```

## Σχολια - Παρατηρήσεις:

Συνδέσαμε ολες τις επιμέρους μονάδες που ειχαμε φτιάξει προηγουμένως για τον επεξεργαστή mips .Έχουμε : program counter που κρατα την διεύθυνση μνήμης . Να τονίσω ότι αυξάνεται στον ίδιο τον mips με pc+1 . Έχουμε, ενα instruction memory που εχουμε βάλει τις εντολές που

Θελουμε να τρεξει το mips . Επιπλεον χωριζει το opcode , rs,rt,rd ,immediate και το output control παραγει τα καταλληλα σήματα για regwrite ,alusrc,aluop etc. Οι registers διαβαζουν τα περιεχόμενα του rs ,rt . Αν alusrc = 0 τοτε χρησιμοποιει τιμή απο δευτερο καταχωρητη , αν alusrc =1 τοτε χρησιμοποιει signextended immediate , η alu εκτελει τη πραξη και δινει αποτελεσμα ,δηλαδη outalu και σημα zero . Επίσης εχουμε memory access με χρηση εντολών οπως lw ,sw και τα σήματα memwrite οπου διαβαζει απο outalu ,memread γραφει στον regout2 . Εχουμε και memtoreg που γραφει απο μνημη σε καταχωρητη και υπολογισμο pc .Αν jumb=1 τοτε πηγαινει στο jumb address , αν branch =1 και zero =1 τοτε κανει branch ,αλλιως κανει pc+1.

Εχω βαλει στο entity debugs διοτι επερνα καποια λαθη οπως iteration errors , αρνητικο pc , branch faults και ηθελα να δω ακριβως τι γινεται στον επεξεργαστη οποτε θα δουμε μια πληρης εικονα του επεξεργαστη αργοτερα

## 2.4 Προσομοίωση - Έλεγχος λειτουργιών

### 2.4.1 Ρυθμιση ρολογιού

Θελουμε συχνότητα 200Mhz, Αρα  $T=1/f \Rightarrow T = 1/200 * 10^6 = 5 \text{ ns}$

Ολοκληρη η περιοδος πρεπει να ειναι 5 ns ,

Αρα οταν ειναι high ο παλμος πρεπει να διαρκεσει 2.5ns και οταν ειναι low πάλι 2.5ns ,ετσι ενας πλήρης κύκλος ειναι 5 ns.

```


clk_process: process
begin
    while true loop
        CLK <= '1';
        wait for 2.5 ns;
        CLK <= '0';
        wait for 2.5 ns;
    end loop;
end process;
```

## 2.4.2 Reset

```
rst_process: process
begin
    Rst <= '1';
    wait for 12.5 ns;
    Rst <= '0';
    wait;
end process;
```

### 2.4.3 Προσομοίωση

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  ENTITY TestBench IS
6  END TestBench;
7
8  ARCHITECTURE TestBench_MIPS OF TestBench IS
9
10 component MIPS
11    port (
12      CLK : IN std_logic;
13      Rst : IN std_logic;
14      outMIPS : OUT std_logic_vector(31 DOWNTO 0);
15      -- Debug outputs
16      debug_PC : OUT std_logic_vector(31 DOWNTO 0);
17      debug_instruction : OUT std_logic_vector(31 DOWNTO 0);
18      debug_Reg_data1 : OUT std_logic_vector(31 DOWNTO 0);
19      debug_Reg_data2 : OUT std_logic_vector(31 DOWNTO 0);
20      debug_ALU_result : OUT std_logic_vector(31 DOWNTO 0);
21      debug_mem_data : OUT std_logic_vector(31 DOWNTO 0);
22      debug_Write_Reg : OUT std_logic_vector(4 DOWNTO 0);
23      debug_Write_Data : OUT std_logic_vector(31 DOWNTO 0);
24      debug_Mem_addr : OUT std_logic_vector(31 DOWNTO 0);
25      debug_Controls : OUT std_logic_vector(7 DOWNTO 0)
26    );
27 end component;
28
29 -- signals
30 signal CLK : std_logic := '0';
31 signal Rst : std_logic := '1';
32 signal outMIPS : std_logic_vector(31 DOWNTO 0);
33
34 -- Debug signals waveform viewing
35 signal debug_PC : std_logic_vector(31 DOWNTO 0);
36 signal debug_instruction : std_logic_vector(31 DOWNTO 0);
37 signal debug_Reg_data1 : std_logic_vector(31 DOWNTO 0);
38 signal debug_Reg_data2 : std_logic_vector(31 DOWNTO 0);
39 signal debug_ALU_result : std_logic_vector(31 DOWNTO 0);
40 signal debug_mem_data : std_logic_vector(31 DOWNTO 0);
41 signal debug_Write_Reg : std_logic_vector(4 DOWNTO 0);
42 signal debug_Write_Data : std_logic_vector(31 DOWNTO 0);
43 signal debug_Mem_addr : std_logic_vector(31 DOWNTO 0);
44 signal debug_Controls : std_logic_vector(7 DOWNTO 0);
45
46 -- control signals
47 signal RegWrite : std_logic;
48 signal ALUSrc : std_logic;
49 signal MemWrite : std_logic;
50 signal MemRead : std_logic;
51 signal RegDst : std_logic;
52 signal MemToReg : std_logic;
53 signal Jump : std_logic;
54 signal Branch : std_logic;
55
56 -- Instruction decoding signals
57 signal opcode : std_logic_vector(5 DOWNTO 0);
58 signal rs : std_logic_vector(4 DOWNTO 0);
59 signal rt : std_logic_vector(4 DOWNTO 0);
60 signal rd : std_logic_vector(4 DOWNTO 0);
61 signal immediate : std_logic_vector(15 DOWNTO 0);
62 signal jump_addr : std_logic_vector(25 DOWNTO 0);
63
64
65 signal reg_write_occurred : std_logic := '0';
66 signal prev_write_Reg : std_logic_vector(4 DOWNTO 0) := (others => '0');
67 signal prev_write_Data : std_logic_vector(31 DOWNTO 0) := (others => '0');
68
69
70 signal mem_write_occurred : std_logic := '0';
71 signal mem_read_occurred : std_logic := '0';
```



```

72 signal prev_mem_addr : std_logic_vector(31 downto 0) := (others => '0');
73 signal prev_mem_data : std_logic_vector(31 downto 0) := (others => '0');
74
75 BEGIN
76
77 UUT: MIPS
78 port map (
79     CLK => CLK,
80     Rst => Rst,
81     outMIPS => outMIPS,
82     debug_PC => debug_PC,
83     debug_instruction => debug_instruction,
84     debug_req_data1 => debug_req_data1,
85     debug_req_data2 => debug_req_data2,
86     debug_alu_result => debug_alu_result,
87     debug_mem_data => debug_mem_data,
88     debug_write_reg => debug_write_reg,
89     debug_write_data => debug_write_data,
90     debug_mem_addr => debug_mem_addr,
91     debug_controls => debug_controls
92 );
93
94
95 RegWrite <= debug_controls(7);
96 ALUSrc <= debug_controls(6);
97 MemWrite <= debug_controls(5);
98 MemRead <= debug_controls(4);
99 RegDst <= debug_controls(3);
100 MemToReg <= debug_controls(2);
101 Jump <= debug_controls(1);
102 Branch <= debug_controls(0);
103
104
105 opcode <= debug_instruction(31 downto 26);
106 rs <= debug_instruction(25 downto 21);
107 rt <= debug_instruction(20 downto 16);
108 rd <= debug_instruction(15 downto 11);
109 immediate <= debug_instruction(15 downto 0);
110 jump_addr <= debug_instruction(25 downto 0);
111
112 -- Clock generation: 200 MHz, period = 5 ns
113 clk_process: process
114 begin
115     while true loop
116         CLK <= '1';
117         wait for 2.5 ns;
118         CLK <= '0';
119         wait for 2.5 ns;
120     end loop;
121 end process;
122
123 -- Reset
124 rst_process: process
125 begin
126     Rst <= '1';
127     wait for 12.5 ns;
128     Rst <= '0';
129     wait;
130 end process;
131
132 -- Process
133 reg_monitor: process(CLK)
134 begin
135     if rising_edge(CLK) then
136         if RegWrite = '1' and Rst = '0' then
137             reg_write_occurred <= '1';
138             prev_write_reg <= debug_write_reg;
139             prev_write_data <= debug_write_data;

```

```


140         else
141             reg_write_occurred <= '0';
142         end if;
143     end if;
144 end process;
145
146 -- Process
147 mem_monitor: process(CLK)
148 begin
149     if rising_edge(CLK) then
150         if Rst = '0' then
151             if MemWrite = '1' then
152                 mem_write_occurred <= '1';
153                 prev_mem_addr <= debug_mem_addr;
154                 prev_mem_data <= debug_req_data2;
155             else
156                 mem_write_occurred <= '0';
157             end if;
158
159             if MemRead = '1' then
160                 mem_read_occurred <= '1';
161                 prev_mem_addr <= debug_mem_addr;
162                 prev_mem_data <= debug_mem_data;
163             else
164                 mem_read_occurred <= '0';
165             end if;
166             mem_write_occurred <= '0';
167             mem_read_occurred <= '0';
168         end if;
169     end if;
170 end process;
171
172 END TestBench_MIPS;

```


Σχολια - Παρατηρήσεις

Εχουμε 200Mhz συχνοτητα ,κανω monitor τους register να βλεπω ακριβως τι γινεται οπως και memory monitor ,κανω signal assignments RegWrite <= debug\_controls(7) και αναλυση εντολω , opcode <= debug\_instruction(31 downto 26); κτλπ


### 2.3.4 ΑΠΟΤΕΛΕΣΜΑΤΑ :



15ns – 30ns



35-50ns



55- 64ns branch γινεται 1 . Pc απο 8 γινεται 4

Ας δουμε τι γινεται αναλυτικα:

15 ns ,εχουμε pc = 0 , και η πρωτη μας εντολη ειναι η addi \$0, \$0, 0 . Και απλα κανει τον \$0 , μηδεν , εχουμε reg used = 0 ,immediate = 0, alu result = 0 και control signals :

Regwrite = 1

Alusrc = 1

Regdst=0

Memtoreg=0

Memwrite = 0

Memread = 0

Jumb = 0

Branch = 0

20ns 15 ns ,εχουμε pc = 1 , και η δευτερη μας εντολη ειναι η addi \$4, \$0, 0 . Και απλα κανει τον \$4 , μηδεν regwrite \$0,0 ignored.

Επειτα 25ns addi \$3, \$0, 1

Βαζει στον καταχωρητη \$3 το 1 και εχουμε aluresult =1

30ns pc =3 , intruction = addi \$5, \$0, 3

Alu result = 3

Στα 35 ns εχουμε sw \$3, 0(\$4), κανει store \$3 δηλαδη το 1 στο mem \$4, alu = 0 και signals RegWrite=0, MemWrite=1, ALUSrc=1


Στα 40ns pc = 5 , intructions = addi \$3, \$3, 1 , αρα γινεται 2 ο καταχωρητης 3, aluresult = 2

Στα 45 ns pc = 6 , instructions = addi \$4, \$4, 1, κανει το \$4 ,1

Στα 50 ns pc = 7 , instructions = addi \$5, \$5, -1, κανει αφαιρεση του \$5 απο 3 σε 2, Alu result = 2

Στα 55ns pc = 8 ,instructions = bne \$5, \$0, -5, το \$5 δεν ειναι ίσο με \$0 αρα παει πισω στο branch, pc = 4,control signals : Branch=1, RegWrite=0, MemWrite=0

Αρα επαναλαμβανει αυτο αλλες 2 φορες μεχρι οτου το \$5 να ειναι = με \$0 δηλαδη με 0 .



Εδω βγαινει απο Loop. Η προσωμίωση ετρεξε περιπου για 20-22 εφοσον βγει απο τη λουπτα