
Computer-Aided IC Design

An Open-Source Summary

Thomas Debelle



December 16, 2025

Contents

1	Numerical simulation of analog circuits	1
1.1	Analog circuit simulation	1
1.1.1	Transient simulations	2
1.1.2	Numerical techniques	2
1.2	RF simulation techniques	4
1.2.1	Direct steady-state solution	4
1.2.2	Periodic small-signal analysis (PAC)	4
1.2.3	Envelope calculation	4
1.2.4	Recap	5
1.3	Multi-level analog modeling	5
1.3.1	IP	5
1.3.2	Abstraction levels	6
1.4	Analog behavioral description language	6
1.5	Optimization	7
1.5.1	Simulated annealing	7
1.5.2	Genetic algorithm	7
1.6	RF circuit	9
1.7	Design complete systems	9
1.8	AI/ML-based approaches	9
1.8.1	Examples	9
1.8.2	Actor-critic RL	9
2	License	11
2.1	Modification	11
2.2	Take down	11

1 Numerical simulation of analog circuits

1.1 Analog circuit simulation

Definition

A simulation is a numerical calculation of the response of a circuit to an input stimulus

It requires 3 basic inputs:

1. **Netlist**: how are the devices interconnected together
2. **Device models**: the actual device information used in the circuit. Usually provided by the foundry, related to a certain node process. Comes in a set of files named **PDK** (Process Development Kit)
3. **Controls**: the stimuli and environmental settings (temperature, ...)

Using those 3 basic ingredients, we can simulate various things such as:

- DC sweep: find the operating point .OP and try various DC values
- Time domain: transient analysis to check the behavior in time

- Frequency domain: after doing transient analysis apply FFT to check frequency behavior.
- PSS: small-signal analysis around a DC point

A crucial point is to swipe various **operating conditions**. Devices are not perfect and their parameters will vary from one to another. We usually realize Monte-Carlo (**MC**) parameter variations. We can also check various temperatures.

1.1.1 Transient simulations

Usually, a circuit can be represented as a system of non linear differential equations.

$$V = RI \qquad V = L \frac{dI}{dt} \qquad I = C \frac{dV}{dt} \qquad (1)$$

We know that the circuit should follow KCL, KVL and the device specific equation. On paper, this rather looks easy as we only need to ensure that the sum of current entering a node is null and the sum of voltage in a loop is also null.

But, 2 components makes the task harder. We don't have a direct $I(\alpha, \beta, \dots)$ for them:

1. *Voltage source*: if assumed ideal, it can deliver any current. We must add an equation an variable to ensure that it can be appropriately solved.
2. *Inductors*: the fundamental equation 1 shows us that we know the voltage directly but not the current. So, we must transform it into an integral equation with $I = 1/L \int \Delta V dt$. We have this extra ΔV and we can use $\Delta V = L di/dt$

This brings the total amount of equations to $N - 1 + V_s + L$ with $N - 1$ being the amount of components, V_s the amount of voltage sources and L being the number of inductor.

We can safely assume that on average, this number can be simplified to $\approx N - 1$.

This technique is called the **Modified Nodal Analysis** MNA and is quite memory efficient. This is what was used in the first open-source program made at UC Berkeley, **SPICE**.

1.1.2 Numerical techniques

We can summarize the process of solving such system numerically as 3 nested loops:

- **time discretization (numerical integration)** : transforms system of nonlinear differential equations into a sequence of purely algebraic systems of nonlinear equations, to be solved at each discrete time point
 - **nonlinear equation solution (Newton-Raphson)** : iteratively solves the system of nonlinear equations at a given time point by solving a sequence of linearizations of the system
 - * **linear equation solution (LU factorization)** : solves the system of linearized algebraic equations during each iteration at each discrete time point

1.1.2.1 1. Time discretization First thing is to discretize the derivative by replacing them with a finite difference approximation.

Table 1: Various integration techniques

Characteristics	Backward Euler (BE)	Trapezoidal	Gear-Shichman
Next value	$x_{t+h} = x_t + hx'_{t+h}$	$x_{t+h} = x_t + h/2(x'_{t+h} + x'_t)$	$x_{t+h} = 4/3x_t - 1/3x_{t-h} + 2h/3x'_{t+h}$
Next derivative	$x'_{t+h} = 1/h(x_{t+h} - x_t)$	$x'_{t+h} = 2/h(x_{t+h} - x_t) - x'_t$	$x'_{t+h} = -2/hx_t + 1/2hx_{t-h} - 2/3hx'_{t+h}$
LTE	/	$-h^3/12x'''_{t+h} + \mathcal{O}(h^4) = \mathcal{O}(h^3)$	$2h^3/9x'''_{t+h} + \mathcal{O}(h^4) = \mathcal{O}(h^3)$
A-stable	V	V	V if $h_n/h_{n-1} \leq 1$

If the Local Truncation Error (LTE) is too large, we can implement some simple feedback pattern that will adjust the timestep to obtain an error below a certain threshold.

Stability is also crucial and we use a classic *test equation* $x' = \lambda x$. We call a system A-stable if it is stable any physically stable circuit (pole laying in the left-hand side of the plane).

For G-S if we must increase the timestep, we can switch to BE temporarily and then use G-S which is more flexible.

1.1.2.2 2. Non-linear equation solutions We now solve the system of nonlinear equations using an iterative algorithm. It will linearize locally the equations using an initial guess that we refine.

$$F(x) = 0 \Rightarrow x_{(k+1)} = x_{(k)} - \frac{F(x_{(k)})}{F'(x_{(k)})} \quad \text{Newton-Raphson algorithm}$$

It will converge in a certain neighborhood, if it doesn't we could also reduce the timestep and do again the first step then N-R. We can also have the multi-dimensional algorithm based on the jacobian:

$$J_F(x_{(k)}(t+h))(x_{(k+1)}(t+h) - x_{(k)}(t+h)) = -F(x_{(k)}(t+h)) \quad (2)$$

$$J_F(x_{(k)}(t+h)) = \frac{\partial q(x_{(k)}(t+h))}{\partial x} + \frac{h}{2} \frac{\partial f(x_{(k)}(t+h))}{\partial x} \quad (3)$$

The convergence is quadratic and we can base ourselves on previous results. But for the first iteration, we have no guess besides the .OP value. The circuit is at rest, caps are open circuit and inductance short circuit. This leaves a lot of node floating which can be tricky for .OP simulation. One solution is **conductance ramping** (GMIN). The idea is to put a conductance between the floating node and possible well-defined nets (GND, Vss, ...). We then reduce slowly the conductance to reach the open circuit condition.

1.1.2.3 3. Linear equation solution The system looks like $Ax = B$ and since it will be sparse we can use some LU-factorization algorithm in sparse Gaussian elimination $\mathcal{O}(n^3/3)$. Followed by forward L and backward U substitution.

If the magnitude of the pivot is too small, near-singularity of the coefficient matrix results in non-convergence.

1.2 RF simulation techniques

Sadly, we cannot use transient analysis for RF circuit. This would take too much time due to the small timestep needed until it reaches the steady-state. But, we often are just interested in the steady-state of the circuit. If we use classic .TRAN analysis and we want to check the frequency response, we must use the proper FFT.

$$N_{FFT} = 2^n \geq \frac{2f_{max}}{\Delta f} \qquad h = \frac{n_{periods}}{N_{FFT} \cdot F_{osc}}$$

So to perform relevant analysis we must know in advance some characteristics on the circuit. Which is not always possible if they get more and more complex.

So instead of simulating the transient behavior, let’s focus on the steady-state behavior.

1.2.1 Direct steady-state solution

Definition

solution that is asymptotically approached when the effect of the initial condition dies out.

may not exist or there may be several; can be periodic - quasi-periodic

Table 2: Comparing the two main methods in RF simulation

Method Type	Description	Use case
Shooting temporal methods	From the initial condition, tries to find T where $x(T) = X(0)$	good for non-linear circuits, uses N-R
Harmonic balance	Based on the fact that any signal can be seen as a truncated Fourier series like $x(t) = \sum_{k=-K}^{k=K} X[k]e^{j2\pi f_k t}$ So for each node, we will have $2K + 1$ coefficients to balance.	Good for (quasi-)periodic and linear circuits. There are pre-conditioner for such sparse matrix problem.

1.2.2 Periodic small-signal analysis (PAC)

We **linearize** around the periodic operating point and compute the PAC response. It will have different tone for one excitation. It is a **time varying linear** analysis. This doesn’t reflect harmonic or non-linear effects.

1.2.2.1 PNOISE From this type of analysis, we can do some noise analysis where the noise sources get modulated by the operating point. The transfer function (TF) is also time-varying.

This is the reason we have pink, $1/f$ noise.

1.2.3 Envelope calculation

Sometimes, we are only interested in the envelope to quickly analyse start up behavior. We also refer to this as the *slow dynamic*. We compute this with the slow time-varying integration of DAE:

$$x(t) = \sum_{k=-K}^{k=K} X_k(t)e^{j2\pi f_k t}$$

1.2.4 Recap

Table 3: Recap table of RF analysis techniques

Method		Use case
TRAN		to see the startup behavior and exact signal, slow.
Steady-State	Steady-state analysis with shooting or harmonic balance methods according to the circuit	
PAC		Analysis of multiple time varying operating point

A last note about RF simulation is the need for RF models. Those are different than the classic SPICE models and higher order parasitic elements could interfere more than the “regular” one in classic analog design.

1.3 Multi-level analog modeling

Some circuits work only at higher frequencies. Typically pll, Σ – Δ, ... run at higher frequency than their output result. Moreover, modern circuits are quite complex and mixed-signal is common.

This all leads to really poor performance in term of simulation. We must add layer of abstraction and simplification if we want to keep simulation time acceptable. It is a performance-error tradeoff. It is even more important knowing that we cannot simulate faster due to mathematical constraints.

This is why we must use **higher-level models**. By using this approach we can do some **top-down** design where we refine at each step the details and characteristics.

- System concept:
- System: mixed-signal architectural design
- Circuit: analog cell synthesis
- Cells: analog cell layout
- Layout: mixed-signal system layout

1.3.1 IP

This also opens the door for **IP-reuse** where specialized company can produce circuits and send “*compiled*” version to the customer thanks to the **Virtual Socket Interface (VSI)**.

Moreover, the company also provides some more accurate modelling and informations about the placement, isolation and tests.

The model is the **extracted ADHL** model that was produced after the design phase.

Finally, we can verify all of this with a bottom-up verification phase.

1.3.2 Abstraction levels

Table 4: Digital abstraction levels

Level	Accuracy	Speed-up
System	–	10.000.000
Behavioral	–	1.000.000
RTL	-	100.000
Gate	~	10.000
Switch	+	1.000
Circuit	++	1

Table 5: Analog abstraction levels

LEVEL	MODELING PRIMITIVES	IMPLICATIONS
functional	mathematical signal flow description per block; connected in signal flow diagram	no internal block structure; conservation laws need not be satisfied on pins
behavioral	mathematical description (equations, procedures) per block	no internal block structure; conservation laws must be satisfied on pins
macromodel	simplified circuit with controlled sources	spatially unrelated to actual circuit; conservation laws must be satisfied
circuit	connection of SPICE primitives	spatially one-to-one related to actual circuit; conservation laws must be satisfied

- **Macromodel:** we try to replace everything with a much simpler electrical component (cap, resistor, ...) but it can be quite tricky to model each and every components
- **Behavioral:** it is a *mathematical description*. It models the DAE. Models the first-order behavior and also major nonidealities.

1.3.2.1 Behavioral modeling We can even include some statistical variations using normal distribution. For this, we can accelerate by doing some singular value decomposition. This is quite an effective method if the errors are highly correlated which makes the rank lower and thus the space simpler to decompose.

It is also possible to model dynamic error such as settling error, ... by using the appropriate functions.

We can even go further by using a neural network approach to train the model on a training dataset and a testset to validate the results.

1.4 Analog behavioral description language

TODO the rest I didn't do between the two lectures lol

1.5 Optimization

We are operating in hyperspace where the set of parameters are $x \in \mathbb{R}^n$ and we must satisfy all the constraints. This means that the optimal solution (according to the function we defined) may not be part of the solution due to constraint.

Finding a solution isn't always straightforward and we often must use some non-linear, stochastic, etc. programming techniques. On top of this we can use some **Probilistic heuristic methods**. Those techniques can be proven to have superior results especially they can avoid local optima and find the absolute best solution.

1.5.1 Simulated annealing

The idea is like in metallurgy where we will warm up and cool down cyclically a metal to allow the atoms to take a nice crystal lattice.

$$P(\Delta f) = e^{-\Delta f/T} > c \in [0; 1] \quad \text{Metropolis criterion}$$

The idea here is to randomly do jumps in the solution space. We then evaluate the results and 2 things can happen. If the difference state $\Delta f = \phi_2 - \phi_1$:

1. **Negative:** this means the new state is accepted as it is better than the previous one
2. **Positive:** the new state is worse than the previous. But according to the metropolis criterion it can be accepted. If c , the random variable, is inferior to the $P(\delta f)$ then the new *worse* state is accepted

This process is repeated multiple time each time with another c and also with a lower temperature T which will make it less likely to jump to worse state.

Add graph with better quality

One major setback with this algorithm is the fact that the next state is based on the current one. This make parallelism hardly possible.

1.5.2 Genetic algorithm

This is based on biology and how a population evolves. A child will get part of the dad's and mom's genetics but also extra twist randomly. We will then evaluate and only the fittest will survive and produce the next generation. We can easily parallelize this since we have a "large" population independent from each other.




Figure 1: GA flow in general

The evaluation of the fitness is done with the optimization function. We can use some tournament or roulette wheel method for “breeding” of the parents. We repeat the process until reaching the stop criterion.

This type of algorithm is really good for **multi-objective optimization**, it handles quite well the conflicting performances and easily find the Pareto-optimal front¹.

1.5.2.1 Age-Layered Population Structure We can also propose some multi-layer process where each will evaluate different corners or statistics about the circuit. And little by little, the population will progress through the layers.

Overall, such optimization methods are quite interesting and useful. We can also do *equation-based* or *simulation-based* optimization. Equation will require more “handcrafting” than the simulation based one.

It is quite easy to add extra objectives like noise, distortion, ... AMGIE is an interesting as well.

1.5.2.2 Simulation-based Here we have an optimization engine then we will evaluate the circuit inside a numerical simulator, results will then be processed by the optimization engine. So we get better feedback and do not need equations. But will take more time to run/simulate.

But, for example ANACODA, has been proven to produce better results than hand design baselines. For a design that would take a human designer around 2 weeks. It only takes roughly 20 · 10 hours on old computer.

Higher level simulator like DAISY also exists. They can determine the optimal modulator topology, minimum building block requirements. It will use GA and behavioral simulator to produce fast and compelling results.

¹Pareto-optimal is a state where, if we want to gain something (gain, bandwidth), we have to loose in other values.

1.6 RF circuit

It is trickier to simulate as the layout will impact the design and must be taken into account. This takes much more time as we need to do some FEM simulations

1.7 Design complete systems

A common pitfall with optimization is that it will do exactly what the engineer tasked it with. So if no one explicitly told the software to take into account margin for errors, it may produce an unstable results.

To design complete systems, we must simplify and use a vertical approach. One approach is based on the Pareto-boundary. Each sub-block will optimize for its own goals and give back the Pareto front back. Then all those fronts will be re-combine together to form the complete Pareto front. This method is also a good way to explore multiple topology all at once.

1.8 AI/ML-based approaches

The idea is to use a NN model for the circuit to replace simulations. Then we use some reinforcement learning where we want it to optimize a reward function. The challenge is in the quality of the data but also the explainability so an engineer can still control it.

1.8.1 Examples

- AutoCkt/BAG: use deep reinforcement learning which will subsample to better gain knowledge. This is often more **sample-efficient** than GA, ... algorithms
- TD3: model-based RL

1.8.2 Actor-critic RL

This time we have not just one but 2 networks. The first one is the **actor** and will suggest values, simulation will be done and the second network, the **critic**, will grade and estimate the next values of the reward. We keep in memory past experiences at each step.

TD3 will use a mix of real simulated values and synthetic one. This will result in smaller simulation time. Multi-agent versions also exist.




Figure 2: Probabilistic models – estimation of mean and variance

1.8.2.1 Short rollouts Take the model with least loss and randomly choose past states to repeat for the following k steps. We use the actor to suggest an action. Then we evaluate and see if we should adapt the search. This methods allow for deeper space exploration and can give sort of “quick boosts” to the algorithm. Instead of being bottlenecked by the feedback loop it will run a bit faster.

1.8.2.2 Full MBTD3 architecture

$$z_y = \frac{y - y^*}{y + y^*} \rightarrow r_y = \begin{cases} \min(z_y, 0), & y \in Y_L \\ -\max(z_y, 0), & y \in Y_U \end{cases} \rightarrow r_H = \sum_{y \in Y} r_y$$

$$o_t = \frac{t - t^*}{t + t^*} \rightarrow r_t = o_t \rightarrow r_T = \sum_{t \in T} r_t$$

$$\text{FoM} = \begin{cases} r_H - \alpha \times r_T, & \text{if } r_H < 0 \\ 0.3 - \beta \times r_T, & \text{if } r_H = 0 \end{cases}$$

The y^* is the simulated target, in the first equations with the min and max, the use of those functions are to cap the reward. If the values are better than targeted, then we won't deduct points.




Figure 3: Full MBTD3 architecture for circuit sizing

This has been proven to produce better and faster results (less iteration) than state of the art GA algorithms.

2 License

This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License (CC BY-NC-SA 4.0) for KU Leuven students.

You are free to:

- **Share** — copy and redistribute the material in any medium or format with people inside of KU Leuven or being granted access to the source material.
- **Adapt** — remix, transform, and build upon the material if you are a KU Leuven student.

Under the following terms:

- **Attribution** — You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- **NonCommercial** — You may not use the material for commercial purposes.
- **ShareAlike** — If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original.

For the full legal text of the license, please visit: <https://creativecommons.org/licenses/by-nc-sa/4.0/legalcode>

2.1 Modification

To contribute to this work or any other one from this project please find more information at the Github repository.

2.2 Take down

If you are a professor or representing any official party and wish to take down this work, you can submit a takedown request at this url: https://github.com/Tfloow/ESATSummary/issues/new?template=takedown_notice.yml

Some Rights Reserved 2025 Authors of the Summary, Professors of the Course and possible book's authors. Some Rights Reserved.