

---

# DAMSIC Questions

An Open-Source Summary

Thomas Debelle, Sjouke Spijkerman, Robin Geens,  
Sander Crols



June 24, 2025

Contents

<b>1</b>	<b>Recap of questions per chapter</b>	<b>1</b>
1.1	S&H . . . . .	1
1.2	DAC . . . . .	1
1.3	ADC . . . . .	1
1.4	$\Sigma - \Delta$ . . . . .	2
1.5	Voltage ref . . . . .	2
1.6	Oscillator . . . . .	2
1.7	Tuned Amplifiers . . . . .	2
1.8	DCDC . . . . .	2
1.9	Wireline . . . . .	3
1.10	Optical . . . . .	3
<b>2</b>	<b>H05E3A - Exam Questions</b>	<b>3</b>
<b>3</b>	<b>License</b>	<b>15</b>

1 Recap of questions per chapter

1.1 S&H

Q	page	Q	page
<b>1</b>	19	<b>2</b>	31
<b>3</b>	44		

1.2 DAC

Q	page	Q	page
<b>4</b>	16-17	<b>5</b>	28
<b>6</b>	36		

1.3 ADC

Q	page	Q	page
<b>7</b>	9-11	<b>8</b>	38
<b>9</b>	40-41	<b>10</b>	56
<b>11</b>	63	<b>12</b>	71

---

Q	page	Q	page
<b>13</b>	89		

---

#### 1.4 $\Sigma - \Delta$

---

Q	page	Q	page
<b>14</b>	35,42,45	<b>15</b>	53
<b>16</b>	11,37,46	<b>17</b>	46-48
<b>18</b>	64-65	<b>19</b>	11,37
<b>20</b>	XX		

---

#### 1.5 Voltage ref

---

Q	page	Q	page
<b>21</b>	XX	<b>22</b>	29

---

#### 1.6 Oscillator

---

Q	page	Q	page
<b>23</b>	XX	<b>24</b>	44
<b>25</b>	XX	<b>26</b>	XX
<b>27</b>	28	<b>28</b>	45

---

#### 1.7 Tuned Amplifiers

---

Q	page	Q	page
<b>29</b>	XX	<b>30</b>	27
<b>31</b>	38	<b>32</b>	XX

---

#### 1.8 DCDC

Q	page	Q	page
<b>33</b>	1:23	<b>34</b>	1:29
<b>35</b>	1:48	<b>36</b>	2:14
<b>37</b>	2:34		

## 1.9 Wireline

Q	page	Q	page
<b>38</b>	XX	<b>39</b>	16
<b>40</b>	XX	<b>41</b>	XX
<b>42</b>	27		

## 1.10 Optical

Q	page	Q	page
<b>43</b>	30-39	<b>44</b>	XX
<b>45</b>	XX		

Used notebook LM on top of already answered questions:

## 2 H05E3A - Exam Questions

Here is a comprehensive response to your query, drawing on the provided sources:

1. Describe the pedestal step and a possible solution for the problem.

- **Pedestal Step and Solution:** The **pedestal step** is a non-ideality observed in Sample and Hold (S&H) circuits, appearing as an **abrupt change in the output voltage ( $V_{out}$ )** during the transition from the sampling phase to the hold phase. This effect is visually represented as a sudden upward or downward jump in the  $V_{out}$  waveform at the moment the input signal is sampled. It is primarily caused by **charge injection from the channel** and by **parasitic capacitance between the gate and output** from the switch as it turns off, specifically due to the switch's drain-capacitance and unintended coupling.
- A possible solution for pedestal step compensation involves using **half-sized dummy switches**. These dummy switches are designed to absorb the charge from the main switch, thereby reducing the unwanted pedestal step. For this method to work effectively, the charge must split approximately 50% between the main and dummy switches. However, the success of this compensation


technique is critically dependent on the **careful timing of clock edges**. If there are unequal impedances on the left and right sides of the main switch, or if clock edges are too fast, it can lead to an unequal charge split, which will diminish the effectiveness of the compensation. Therefore, ensuring that the **impedances are as equal as possible** is crucial for optimal compensation.

2. Discuss the need for bootstrapped switches in switched-capacitor circuits.

- The main issue is the fact that  $R_{on} \propto 1/V_{gs}$ . So by changing the input voltage we change the RC time constant and so it creates **DISTORTION** which is highly unwanted in TH circuits. Solution → Keep it constant using **bootstrapping** aka keep a constant  $V_{gs}$ .
- So we need to keep  $V_{gs}$  high to avoid any saturation. The higher the  $V_{gs}$  the smaller the  $R_{on}$  resistance. We first need to do a hold phase on the cap to charge it up to  $V_{dd}$  then in the track phase that input voltage is added on top of the cap.
- Challenges: make sure the body diodes do not open which will result in current to substrate, charge lost and latch-up !
- **Need for Bootstrapped Switches in Switched-Capacitor Circuits:** Bootstrapped switches are important components in switched-capacitor (SC) circuits, particularly when **high accuracy** is required. In the context of Delta-Sigma converters, for example, they are specifically utilized **at high accuracies** to mitigate the effects of **clock feedthrough**.

3. Discuss offset and noise in the flip-around T/H circuit.

- With a regular T&H circuit, the signal transfer function should be 1. This means that the sampling capacitor should be equal to the feedback capacitor. This results in a feedback factor of 1/2, so a closed loop gain of two.
- An alternative is the flip-around T&H, which uses no feedback capacitor. During both phases, the opamp is in unity gain feedback. The offset and low frequency noise are cancelled out, because they affect both the  $V_{C\_hold}$  and the output voltage. The high frequency noise is amplified by a factor of two.
- The offset voltage cancels out because the opamp creates its own virtual ground in both phases. Noise transfer function from opamp input node to output. The sampled thermal noise on  $C_{hold}$  is still present.



**Figure 1:** Equations for Flip around

•

4. Discuss the effect of the impedance variation in a resistor ladder in resistive DACs

- **Effect of Impedance Variation in Resistor Ladder DACs:** In resistive Digital-to-Analog Converters (DACs) employing a resistor ladder, the output impedance exhibits a significant variation with the input code. This variation is characterized as a **parabolic function**. The equivalent resistance ( $R_{eq}(m)$ ) can be calculated using the formula  $R_{eq}(m) = \frac{m(2^N - m)}{2^{N+1}} R_{tot}$ , where  $m$  is the digital input code and  $2^N$  is the total number of resistors. The maximum equivalent resistance, equal to  $0.25 \cdot R_{tot}$ , occurs at the midpoint of the digital range.
- This **parabolic variation of impedance** has several detrimental effects on the DAC's performance:
  - It leads to **signal-dependent current delivery**, meaning the current supplied to the load changes non-linearly with the input signal. In other terms **DISTORTION**
  - For a fixed capacitive load, the **time constant becomes signal-dependent**, which affects the settling behavior of the DAC output.
  - Collectively, these signal-dependent characteristics introduce **distortion at high frequencies**, degrading the overall linearity and dynamic performance of the DAC.

5. Discuss the common-centroid layout in the framework of current-steering DACs.

- Current steering DAC can be unary or binary. Unary are preferred for MSB to avoid big current switch off and on and binary for LSB.
- Current steering DACs (unary) are very sensitive to mismatches. Instead of using matrix decoding, where all sources are placed sequentially (according to bit order) in a grid, issue:
  - Doping, oxide thickness not constant
  - PSS drop
  - Clock timing
  - Temperature
- they can be placed according to a common-centroid layout. This layout is symmetrical in both dimensions. **Any linear gradient in the production process is cancelled** out by the fact that two opposing sources are used (vertical, horizontal and slant). The addressing of the sources is less straightforward than with matrix decoding.
- To go even further, every current cell can be subdivided and distributed across the array with some  $Q^2$  schemes which improve reliability against second order effect.

6. Describe the problem of stray capacitances in the design of capacitive DACs.

- **Problem of Stray Capacitances in Capacitive DACs:** Stray capacitors are capacitance from the switches right next to the (binary scaled) capacitors. The stray capacitor at the left poses no problem (not added to output). The charge of the right one is added to the feedback capacitor, which means that the total charge transferred is no longer correct. The problem can be solved by using four switches per capacitor instead of two.
- In the charge phase, the first stray cap is charged but not the right one. The trick in the transfer phase is that the charged left cap will have both inputs connected to the same  $V_{ref}$  so it will discharge onto this. Thanks to the virtual ground of the opamp, the right cap will not be charged making the error 0.

- Right stray is never charged (thanks to virtual ground of the AMP) and left one will charge and discharge on itself

7. What limits the regeneration in a latch-based comparator, and how can it be improved?

- Comparators are difficult blocks as we need **High BW, high AMP, High Accuracy, Wide range, Low power** so latch helps with it thanks to a feedback loop but we need a David Goliath latch to still be able to change the value on it. Latch is better than cascade of amp as cascading amp is **SLOWWWWW** + Memory effect.
- 2 phase latch with first pre-amp and then latch behavior.
- **Limits to Regeneration in Latch-Based Comparators and Improvements:** In a latch-based comparator, the regeneration process, where a small input difference is amplified to a full digital output, is characterized by an exponential growth of the differential voltage  $V(t)$  across the latch outputs, given by  $V(t) = \alpha V_{LSB} e^{+t/\tau}$ . The regeneration speed is fundamentally determined by the **time constant**  $\tau = C/g_{m,l}$ , where  $C$  is the parasitic capacitance at the output nodes and  $g_{m,l}$  is the transconductance of the latch's gain stage. Pre amp  $\rightarrow A_{pre} = \frac{g_{min}}{C} T_{pre}$
- The regeneration in a latch-based comparator is limited by three regimes based on the input differential voltage ( $\Delta V_{in}$ ):
  - **High  $\Delta V_{in}$ :** The regeneration time is limited by the inherent **propagation delay** of the latch circuit.  $\rightarrow$  Tech constant max speed
  - **Medium  $\Delta V_{in}$ :** The comparator operates within the **exponential regime**, where the signal grows exponentially.  $\rightarrow$  Take a bit of time to get the result  $\tau \approx 10ps$ .
  - **Small  $\Delta V_{in}$ :** In this critical regime, **noise dominates the input**, leading to potential errors in the decision-making process. This is closely related to the phenomenon of **metastability**, where the comparator fails to produce a stable output within the required time, resulting in an ambiguous output. Metastability can lead to conversion errors in Analog-to-Digital Converters (ADCs).
- To improve regeneration performance and mitigate metastability errors:
  - One can **reduce the effective number of bits (N)** in the converter, or conversely, **increase the sampling period ( $T_s$ )**, which effectively reduces the operating speed.  $\rightarrow$  longer Pre-amp stage to avoid the small  $\Delta V_{in}$ .
  - Another approach is to **reduce the time constant  $\tau$** . This can be achieved by decreasing the parasitic capacitance  $C$  or increasing the transconductance  $g_{m,l}$  of the latch (so higher power consumption, wider NMOS, weak inversion).
  - While metastability is a critical issue for general comparators, in Delta-Sigma ( $\Delta\Sigma$ ) converters, it is considered **“not an issue”** for the comparator itself because any comparator error will be shaped and subsequently filtered. However, it is essential to ensure that the digital bit fed to the decimation filter is the same as the one fed to the DAC, which typically requires placing a **synchronization latch**.

8. How can averaging improve the performance of a flash ADC?

- A flash Analog-to-Digital Converter (ADC) utilizes  $2^N - 1$  comparators to convert an analog input into an N-bit digital word. A major non-ideality in flash ADCs is **comparator offset**, which results in non-ideal thresholds and contributes to differential non-linearity (DNL) errors.

- While direct “averaging” of multiple comparator outputs for improved resolution or linearity is not explicitly described, the following related techniques are mentioned that contribute to better performance:
  - **Auto-zeroing schemes:** These techniques are employed to **cancel comparator offset** and suppress both offset and low-frequency noise within individual comparators. This can be seen as a form of “temporal averaging” or correction within each comparator.
  - **Comparator with Offset Cancellation:** An approach for open-loop comparator offset cancellation involves selecting a subset (e.g., “four-out-of-eight minimally sized input pairs”) from multiple input pairs. While not explicitly stated as averaging their outputs, this selection process aims to achieve a more ideal performance by potentially averaging out random offsets across a pool of devices.
  - **Majority voting:** In the context of Successive Approximation Register (SAR) ADCs, it’s mentioned that **majority voting** can be used to mitigate **comparator noise**. While stated for SAR ADCs, the principle of using multiple decisions to reduce noise and errors could conceptually be applied to other ADC architectures like flash ADCs if multiple comparator outputs are available and processed.
- Offset of the comparators in a flash ADC can cause linearity problems and lead to DNL/INL. The effect of offset can be reduced by coupling the comparators so that multiple input pairs are used for every decision. This is done with resistive coupling, so that neighboring decisions influence each other. This helps because the signals at the outputs of the comparators add up linearly, but the offsets will add up with root mean square. The overall signal-to-offset ratio will thus increase. The comparator will ‘appear much larger’.
- More area needed, more power consumption.

9. Discuss the folding technique, its advantages, and challenges.

- In a folding circuit, multiple input pairs are cross coupled to ‘fold’ the linear input voltage of a regular comparator. This reduces the range, so less comparators are needed to convert the output of the folding circuit to bits. The conversion is divided into a coarse part (the folding itself, pre-processing) and a fine part (flash conversion of the folding output). This reduces the amount of input pairs:  $2^3 + 2^5$  instead of  $2^8$ . One input pair of the folding circuit will be active (other ones saturated) and which pair will determine the MSB’s.
- The desired transfer curve of the folding circuit contains non-linearities in the peaks (**distortion at crossover points**). It is not possible to realize this in practice, so when the input voltage is in this range, it will be distorted. A solution to this is by using double the amount of input pairs in two folding circuits. Then we either **interpolate** those two folding circuits or take the one that is working in its **linear** region.
- There is some delay, and we need some good amplifier to realize the fine conversion.






Figure 2: Folding circuits

#### 10. Advantages and Disadvantages of a 1.5-bit Pipeline Converter Compared to a 1-bit Pipeline Converter:

Pipeline converters break down the analog-to-digital conversion into multiple stages, each processing a certain number of bits. The comparison between 1-bit and 1.5-bit stages primarily revolves around trade-offs in speed, complexity, and accuracy.


##### 1-bit Pipeline Converter:

- Straight forward, check if value is above or below  $V_{ref}/2$ , multiply by 2, next stage, repeat. If an error before, will ripple through the chain.
- **Advantages:**
  - **Maximum speed:** With its subrange limited to a single bit, it typically uses an amplifier with a 2x gain, which can achieve high conversion speeds.
  - **Intrinsic linearity:** The 1-bit DAC in its feedback loop is inherently linear, contributing to the overall intrinsic N-bit precision of the converter. A 1-bit DAC is always perfectly linear, and time-domain converters leverage this for excellent linearity.
  - **Simplicity:** Requires only a single comparator for its analog-to-digital conversion within each stage.
  - The basic building block is a Multiplying Digital-to-Analog Converter (MDAC).
- **Disadvantages:**
  - **Delay:** The full digital value is available after  $N+3$  clock periods, as each stage processes one bit sequentially. This delay, while exchanged for speed, can be problematic in feedback loops.
  - Potentially more stages required for a given resolution compared to multi-bit stages, which could increase overall complexity and power (though per-stage power is low).
  - **Good and accurate settling in all the stages**


##### 1.5-bit Pipeline Converter (a type of Multi-Bit MDAC Pipeline Converter):

- Will have  $\pm V_{ref}/4$  if 2 positive decision, subtract  $V_{ref}$ , 2 negative add  $V_{ref}$  else do nothing.

## 1.5-Bit Pipeline Stage



**Figure 3:** Offset doesn't impact precision since added reliability



**Figure 4:** Redundancy

### Advantages:

- **More aggressive stage-scaling:** By processing more than one bit per stage (e.g., 1.5 bits, 2.5-4 bits), these converters allow for a reduction in the total number of stages required for a given resolution. This can lead to more compact designs.
- **Error Correction Margin:** Having more levels per stage (e.g., six segments for 2.5 bits) provides a margin to correct errors that might occur in the comparators.

- **Higher Overall Performance:** Can achieve higher effective number of bits (ENOB) at comparable or higher sample rates compared to purely 1-bit per stage designs, as seen in examples where 2.5-bit stages are used at the front-end followed by 1.5-bit stages.

- **Disadvantages/Challenges:**

- **Slower amplifier settling:** Due to the higher gain required in multi-bit stages (e.g., 4x or 8x gain), the amplifiers need more time to settle accurately.
- **More complex DACs:** The first stage requires a multi-level DAC (e.g., a five-level DAC for a 2.5-bit stage) that must maintain the **full accuracy of the entire converter**. This multi-bit DAC is a critical component and its non-linearity due to mismatch can be a significant problem.
- **Increased Complexity for DAC Linearity:** Mismatch in multi-bit DACs can generate non-linearity errors. Techniques like **Data Weighted Averaging (DWA)** are used to make these errors noise-like so they can be filtered by oversampling, resulting in much lower harmonic distortion. This adds complexity to the digital processing.
- Offset is not removed and we hope that the redundancy will help. Or high-freq noise amplified

## 11. Opamp Sharing Technique in Pipeline Converters

The opamp sharing technique in pipeline converters allows a single operational amplifier (opamp) to be used in two subsequent stages of the converter. This approach is implemented by adapting the Multiply-Digital-to-Analog Converter (MDAC) structure to share the opamp between channels.

The main advantage of this technique is a **significant reduction in power consumption, often by a factor of 2x**. However, this comes with certain trade-offs:

- **Offset voltage is not compensated.** No auto-zeroing technique
- It can introduce a **memory effect between subsequent samples**.
- It is only feasible if the opamp is not required to create a virtual ground during its operation.

## 12. Differences Between Top-Plate and Bottom-Plate Sampling

In the context of charge-redistribution converters, sampling involves connecting the input signal to a capacitor bank. The sources describe two primary methods:

### Top-Plate Sampling:

- **No attenuation of the sampled voltage** occurs.
- However, it causes an **attenuation of the reference voltage**.
- The Most Significant Bit (MSB) can be determined directly after sampling.

Problematic for high accuracy as not same attenuation between ref and input but faster.

### Bottom-Plate Sampling:

- This method results in **the same attenuation for both the input and reference voltages**.
- A key advantage is that the **input voltage range can be made equal to the reference voltage range**.
- A common-mode voltage (VCM) is employed to maintain the comparator input at the desired level.

Trickier setup with the common mode, will be slower but really good for high accuracy ADC. We have a precharge phase.

### 13. Comparison of Dual-Slope Converter with a Straightforward Slope Converter

Both dual-slope converters and straightforward slope (or linear approximation/counting) converters belong to the category of linear search converters. They differ significantly in their operation and characteristics:

#### **Straightforward Slope (Linear Approximation/Counting) Converter:**


- **Operation Principle:** The converter uses a counter to linearly increase the output of a Digital-to-Analog Converter (DAC). A comparator continuously compares this increasing DAC output ( $V_{DAC}$ ) with the sampled input signal ( $V_{signal}$ ). Once  $V_{DAC}$  exceeds  $V_{signal}$ , the comparator toggles, and the current counter value is stored as the digital output; the counter is then reset.
- **Conversion Time:** The output is ready after  $2^N$  **clock cycles**, where  $N$  is the number of bits. This is considerably slower compared to flash (1 clock cycle) or pipeline ( $N$  clock cycles) converters.
- **Input Handling:** An input Sample & Hold (S/H) circuit is required to keep the input signal constant during the conversion period.
- **Offset:** The comparator offset can be added to the digital output code. Usually we first convert known ref signal then measure actual signal and subtract both of them.
- **Applications:** Often used in applications like image sensor readouts, where one ADC per column shares a DAC and counter. Small transistors in comparators in such applications can lead to offset and  $1/f$  noise, necessitating correlated double sampling to measure a known reference and the signal, then digitally subtract the values. Can be used as a tracking converter with minimum changes.

#### **Dual-Slope Converter:**

- **Operation Principle:** This converter operates in two distinct phases:
  1. **Integration Phase:** The input signal is integrated for a fixed sample period.
  2. **Discharge Phase:** The integrated capacitor is then discharged by a fixed reference current. The time taken for discharge is proportional to the integrated input signal, and this time is measured to determine the digital output.
- **Conversion Time:** The conversion time is typically  $(2 \cdot 2^N)/f_s$ , making it suitable for slowly varying input signals.
- **Offset Cancellation:** A significant advantage is that **offsets are cancelled** due to the two-phase operation, as the same integrator and comparator are used for both the input signal and the reference current. This is an example of a “zero-crossing method” where linearity is primarily required around the zero level.
- **Linearity:** Linearity is only required around the zero level for the comparison, as the unknown signal is determined by comparing it to an equivalent signal from the DAC.

### 14. Why are 1st order or higher-order single-loop sigma-delta topologies not advised?

Higher order loops are not inherently stable. Every low pass filter adds a ninety-degree phase shift which means that anything above second order can become unstable. Need a precise  $b_1$  to counter balance and stabilize the loop.



**Figure 5:** Second order issue

Stability can be shown with the limit cycle and we see that it shouldn't spiral out. If it spirals out, it will get limited by PSS and so create **distortion**.

In the derivation of the sigma delta converter, we assumed a white noise distribution. This assumption is not correct for first order  $\Sigma - \Delta$  converters. There is a lot of clicking and **pattern noise** because of deterministic quantization noise. This creates a **dead zone** in the DC function that spans 2 - 3 bits. Noise shaping doesn't work anymore

In higher order topologies, the intermediate signals must become smaller to limit signal swing after the next integrator. This means that the SNR ratio is inherently reduced. (not a problem in feedforward topologies) Furthermore, higher order topologies are unstable for certain combinations of filter coefficients. This makes the implementation very difficult. Truly dependent of the implementation and precision of the weights.

If there is an interest in increasing the order of a  $\Sigma - \Delta$  converter, MASH converters are advised that cascade multiple lower order modulators and will decorrelate noise from its signal without becoming more unstable ( $n$  1st order loops, instead of 1  $n^{\text{th}}$  order loop)

15. Explain the principle of data-weighted averaging.

**Data-Weighted Averaging (DWA)** is a noise shaping technique used in oversampling applications. Its main idea is to **modulate the error**. In a multi-bit Digital-to-Analog Converter (DAC) within the feedback path of a Delta-Sigma converter, mismatch between DAC elements can generate non-linearity errors.

While simple offset errors can be easily "chopped" (a modulation technique) and filtered by the zeros in the decimation filter, the errors caused by mismatch in multi-bit DACs are signal-dependent, leading to distortion. DWA addresses this problem by making these signal-dependent errors **noise-like**, allowing the oversampling process to filter them off.

DWA will cycle through the cells and so will smooth out the error, it will transform the distortion into an equivalent white noise pattern. It is the same idea as for SD

16. Discuss the advantages and disadvantages of single-bit and multi-bit sigma-delta converters.

Using a higher order (stability problems with classical topology so use cascade) or using multi-bit DACs in the feedback path.

**Single-bit Sigma-Delta Converters:**

- **Advantage:** A 1-bit DAC (Digital-to-Analog Converter) is **inherently linear**. This eliminates non-linearity errors that can arise from element mismatch in multi-bit DACs in the feedback path.

**Multi-bit Sigma-Delta Converters:**

- **Advantages:** indicating high performance in these areas, especially compared to “Single Loop” and “Cascade”. Multi-bit converters, particularly Delta-Sigma converters with low Over-Sampling Ratio (OSR), are considered suitable for “High-Resolution High-Speed AD converters”.
- **Disadvantage:** The main problem with multi-bit Delta-Sigma converters is the **linearity of the multi-bit DAC in the feedback path**. Mismatch between the individual DAC elements will generate non-linearity errors. Techniques like Data-Weighted Averaging (DWA) are employed to mitigate this issue by making the signal-dependent error noise-like so it can be filtered out by oversampling. Typically we need a DAC in the return which was not needed in 1-bit ADC !
- **Solutions:** can use chopping, dynamic element matching. Offset is okay if we can one time add it then remove it so on average it is null and can be seen as a noise that the OSR nature of SD will take care of.

17. Explain limit cycles in delta-sigma converters. Why do we need them but why do we want them to be random?

- **The problem:** If there is **no noise** and the input signal to a Delta-Sigma converter is a “static” or near-DC signal, the “white noise approximation” for quantization does not hold up, and oversampling alone does not help in noise reduction. In such cases, the quantization error might become correlated with the input, leading to **predictable, undesired tones or patterns in the output spectrum** instead of spread-out noise. This is what is typically referred to as **limit cycles or idle tones**.
- **The solution/why we want them random:** To overcome this limitation, the system needs to “store the error and add it to the previous sample”. More broadly, the idea is to ensure that the quantization error is random and wideband, so it can be shaped and filtered. The sources state that the error in a multi-bit DAC, which is signal-dependent and causes distortion, needs to be made “**noise-like**” so that the oversampling process can filter it off. By randomising these errors, they become spread across a wider frequency band, allowing the decimation filter to remove them from the signal band, thus improving the overall signal-to-noise and distortion ratio (SNDR).

18. Describe CIC decimation filters and their latency when used in an incremental converter.

The provided sources discuss the **decimation filter** as part of the analog-to-digital conversion chain in Delta-Sigma ADCs. Its functions are to **filter high frequencies** and **downsample** the signal, ultimately reconstructing the signal. However, the sources **do not specifically describe CIC (Cascaded Integrator-Comb) decimation filters** or their latency when used in an incremental converter.

19. What is the advantage of oversampling sigma-delta techniques for the design of the anti-alias filters? What is the difference between discrete and continuous time DS converters?

- **Advantage of oversampling for anti-alias filters:** In Delta-Sigma converters, **oversampling** is a fundamental principle that allows the quantization noise to be spread over a wider frequency band. This noise is then shaped, meaning it’s pushed out of the desired signal band. The “loop filter” within

the Delta-Sigma modulator helps in this noise shaping. As a result, the demanding requirements on the **anti-alias filter** are relaxed. For example, a **continuous-time Delta-Sigma converter itself can function as an anti-alias filter**, which also helps in saving power. This is because the oversampling and noise shaping inherently provide significant attenuation for out-of-band signals, reducing the need for a steep, high-order external analog anti-alias filter.

– **Difference between discrete and continuous time DS converters:**

- \* The sources implicitly differentiate between discrete and continuous-time Delta-Sigma (DS) converters.
- \* A **continuous-time Delta-Sigma converter** has the advantage that its loop filter can also function as an anti-alias filter, potentially saving power. However, it is susceptible to clock jitter, which can add noise, and the use of resistors for feedback (to combat jitter) can lead to wide variations over different process corners and a less flexible architecture compared to current sources.
- \* The sources do not explicitly detail the structure or specific characteristics of a **discrete-time Delta-Sigma converter** to provide a direct comparison. However, the mention of “clock jitter” as a problem for continuous-time converters suggests that discrete-time implementations might be less sensitive to this issue, as their operation is directly tied to a sampling clock.

20. What happens if, instead of a lowpass filter, a bandpass filter is used as noise shaping filter in a sigma-delta ADC?

If a **bandpass filter** is used as the noise shaping filter (also referred to as the “loop filter”) in a Delta-Sigma ADC, the system becomes a **bandpass delta-sigma converter**. This means that instead of pushing the quantization noise to high frequencies (as a low-pass noise shaping filter does), the noise is shaped and moved away from a specific central frequency band, concentrating the signal within that band. An advantage of this approach is that **demodulation can be done directly on the bitstream in the digital domain** using simple operations like multiplication by +1 or -1. This implies that a bandpass Delta-Sigma ADC is suitable for signals that are already modulated around a carrier frequency, removing the need for a separate mixer.

### 3 License

This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License (CC BY-NC-SA 4.0).

You are free to:

- **Share** — copy and redistribute the material in any medium or format.
- **Adapt** — remix, transform, and build upon the material.

Under the following terms:

- **Attribution** — You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- **NonCommercial** — You may not use the material for commercial purposes.
- **ShareAlike** — If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original.
- **No additional restrictions** — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.

For the full legal text of the license, please visit: <https://creativecommons.org/licenses/by-nc-sa/4.0/legalcode>

---

© 2025 Authors of the Summary, Professors of the Course and possible book's authors. Some Rights Reserved.