Midterm Exam

- The midterm exam is on Wednesday March 16, 2016 at 10:00 a.m. in class.
- The midterm will cover Chapters 1, 2, and 3. Please review the lecture notes, book, assignments, and quizzes.
- The exam will be online (cougar courses) with multiple choice questions. You will use the safe browser exam to access the exam.
- It is closed book, closed note, only MIPS sheet allowed. Please make sure you bring a copy of the MIPS sheet.
- You may use calculators.

Chapter 1 Performance

Defining Performance



 $Performance_{X} = 1 / Execution or CPU time_{X}$

"X is *n* times faster than Y" Pay attention x/y not y/x

 $n = Performance_{X} / Performance_{Y}$ = Execution or CPU time_Y / Execution or CPU time_X

CPU time

$$\begin{array}{l} \text{CPU Time} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock cycle}} \\ = \underbrace{IC \times CPI \times CT} \\ \text{Clock Cycles} \end{array}$$

CPI in More Detail



Clock Cycl es =
$$\sum_{i=1}^{n} (CPI_{i} \times Instructio \ n \ Count_{i})$$

Instruction Count for ith Class

Average cycles per instruction for ith class

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instruction \ Count} = \sum_{i=1}^{n} \left(CPI_{i} \times \frac{Instruction \ Count_{i}}{Instruction \ Count} \right)$$

Relative frequency

Pitfalls



$$MIPS = \frac{Instruction\ count}{Execution\ time \times 10^{6}} = \frac{Clock\ rate}{CPI \times 10^{6}}$$

- Does not account for capability/complexity of instructions
 - Can not compare computers with different ISA
 - Can not compare programs on same computer
- Amdahl's law: Expecting improvement of one aspect of a computer to increase overall performance by an amount proportional to size of improvement

$$T_{improved} = \frac{T_{affected}}{improvemen\ t\ factor} + T_{unaffected}$$

Class	A	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

Sequence 1:

$$IC = 5$$

$$Clock \ Cycles = \sum_{i=1}^{n} (CPI_{i} \times IC_{i})$$

$$Clock Cycles = \sum_{i=1}^{n} (CPI_i \times IC_i)$$
$$= 2 \times 1 + 1 \times 2 + 2 \times 3 = 10$$

Sequence 2:

$$=2\times 1 + 1\times 2 + 2\times 3 = 10 \qquad Clock \ Cycles = 4\times 1 + 1\times 2 + 1\times 3 = 9$$

Must have HIGHER CPI

Avg.
$$CPI = Clock \ Cycles/IC$$

= $10/5 = 2.0$

Avg.
$$CPI = 9/6 = 1.5$$



- \circ A: CPI = 2, frequency = 40%
- B: CPI = 4, frequency = 60%

What's the CPI of this machine?

$$CPI = \sum_{i=1}^{n} (CPI_i \times frequency_i) = 2 \times 40\% + 4 \times 60\% = 3.2$$

• If CPI of the instruction class B is reduced to 3 without changing clock rate, how much faster is the new machine? What's its CPI?

$$CPI = 2 \times 40\% + 3 \times 60\% = 2.6.$$

Because both have the same number of instructions and clock rate, the ratio of execution time is the ratio of the CPI:

Speedup =
$$3.2 / 2.6 = 1.23$$
 times faster

- \circ A: CPI = 2, frequency = 40%
- B: CPI = 4, frequency = 60%
- \circ Avg CPI = 3.2
- If we reduce number of class A instructions to 50% of the original for the program (and CPI of class B instructions reduced to 3), how much faster is the new machine? What's its CPI?

Assume originally there are IC_1 instructions, then Clock Cycles = $3.2 \times IC_1$

The number of cycles after reducing CPI of B and instructions of A is:

Clock Cycles_{new} =
$$\sum_{i=1}^{n} (CPI_i \times IC_i) = 2 \times 20\% \times IC_1 + 3 \times 60\% \times IC_1 = 2.2 \times IC_1$$

Speedup = 3.2 / 2.2 = 1.45

$$CPI_{new} = Clock \ Cycles_{new} / IC_{new} = 2.2 \times IC_1 / 0.8 \times IC_1 = 2.75$$

Amdahl's Law Example

- A program takes 10 seconds to run on the current computer. The program spends 40% of its time on floating-point operations,
 40% on integer operations, and 20% on I/O operations.
- If you can make the floating-point operations 2 times faster, what is the overall speedup of the program?

 T_{new} = 8 sec \rightarrow 1.25 times speedup

 If you want the whole program to run 2 times faster, how much do you need to improve the speed of integer operations?

Not possible

Chapter 2 Instructions: Language of the Computer

Unsigned Binary Integers

• Some examples:

```
\begin{array}{c} \circ 1100_2 \\ 12 \\ \circ 0001 \ 1011_2 \\ 27 \\ \circ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 1100_2 \\ 12 \\ \circ \ 7_d \\ 0111 \\ \circ \ 23_d \\ 10111 \end{array}
```


2s Complement Signed Integers

• Some examples:

```
0000 0000 ... 0000
```

- −11111 1111 ... 1111
- -51111 1111 ... 1011
- 80000 0000 ... 1000


Hexadecimal Examples



Convert from Hexadecimal to binary: e c a 8 6 4 2 0
 1110 1100 1010 1000 0110 0100 0010 0000

Convert from binary to Hexadecimal :

MIPS Registers



```
16 s0 saved temporary
23 s7
24 t8 temporary (cont'd)
25 t9
   k0 reserved for OS kernel
26
27
   k1
28
   gp Pointer to global area
   sp Stack pointer
29
   fp frame pointer
30
   ra Return Address (HW)
31
```

Instruction Types and Formats

- Data operation
 - Arithmetic, Logical
- Data transfer
 - Load, Store
- Instruction sequencing
 - Branch (conditional), Jump (unconditional)

R	op	rs	rt	rd	shamt	funct
I	op	rs	rt	16 bit	addres	S
J	op		26 bi	t addres	S	

R-format Example

add \$t0, \$s1, \$s2

(Pay attention to reg order, names!!)

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $000001000110010010000000100000_2 = 02324020_{16}$

Shift Operations

• Shift left logical or right logical using sll and srl

- Shift and fill with 0 bits
- shamt: how many positions to shift (here 2)
- o sl I by *i* bits multiplies by 2^i
- o srl by *i* bits divides by 2^i
- Example: sll \$t2, \$s0, 3

\$\$0: **011**0 0000 0000 0000 1100 1000 0000 1111

\$t2: 0000 0000 0000 0110 0100 0000 0111 1000

More Logical Operations

Logical Operations

- **AND** bit-wise AND between registers
 - and \$t1, \$s0, \$s1
- OR bit-wise OR between registers
 - ▼ or \$t1, \$s0, \$s1
- **NOR** Bit-wise NOR between registers
 - ▼ nor \$t1, \$s0, \$s1
 - \times nor \$t1, \$t0, \$0 # \$t1 = NOT(\$t0)
- Immediate modes
 - x andi and ori (Zero Extend)

Logical Operations Example

How can we isolate the byte in red?

0000 0010 1000 1100 0000 1101 1100 0000

- 1. Using AND with 0000 0000 0000 0000 0000 1111 0000 0000

Loading Larger Constants?

- 2 instructions to load a 32 bit constant into a register: **can not do it in one instruction!**
 - 0 1010 1010 1010 1010 0010 1010 1010
 - O Load upper immediate: lui \$t0, 1010101010101010 filled with zeros
 - O Get the lower order bits right: ori \$t0, \$t0, 00101010101010

	1010101010101010	000000000000000
ori	000000000000000	0010101010101010

10101010101010 00101010101010

Memory Instructions

Load word

- From memory location to register
- o lw \$t1, offset(\$t0)

Store word

- From register to memory location
- Has destination last
- o sw \$t1, offset(\$t0)
- NEED to COMPUTE ADDRESS
 in separate instruction!

C code:

```
A[8] = h + A[8];
```

- h in \$s2
- base address of word array A in \$s3

MIPS code:

```
lw $t0, 32($s3)
add $t0, $s2, $t0
sw $t0, 32($s3)
```

Instruction Sequence Operations

 Conditional Branch to a labeled instruction if a condition is true. Otherwise, continue sequentially

```
beq rs, rt, L1
```

• Go to the statement labeled L1 if the value in rs equals the value in rt


```
bne rs, rt, L1
```

- Go to instruction labeled L1 if the value in rs is not equal the value in rt
- Unconditional Operations
 - j L1
 - Unconditional jump to instruction labeled L1

```
jr $t0
```

o "jump register". Jump to the instruction specified in register \$t0


MIPS Addressing Mode Summary



Chapter 3 Arithmetic for Computers

Integer Addition

• Example: 7 + 6



Overflow if result out of range

Adding +ve and -ve operands: No overflow

Adding two +ve operands: Overflow if result sign is 1

Adding two -ve operands: Overflow if result sign is 0

2's Complement Integer Subtraction




• Example: 7 - 6 = 7 + (-6)

+7: 0000 0111 <u>-6: 1111 1010</u> +1: 0000 0001


Overflow if result out of range

1 bit ALU

- ALU so far
 - o AND
 - o OR
 - o ADD



Full ALU



what signals accomplish ADD?

	<u>Binvert</u>	CIn	Oper
A	1	0	2
В	0	1	2
C	1	1	2
D	0	0	2
E	More than	One A	bove


Multiplication

		1000	multiplicand
			munipheane
	×	1001	multiplier
		1000	•
0000			
0000			
	10	00	
	10	01000	product


64 bit product32 bit multiplier and multiplicand

- Start with product=0 and accumulate partial products
- Look at current bit position of multiplier
 - If multiplier is 1
 - **▼** Add multiplicand to product
 - o Else add 0
 - Shift multiplicand left 1 bit
 or shift product right 1 bit

Final Version



- Initially, product is '0'
- Initial lower 32 bits of product register shifted out by the end of multiplication
- → Use these 32 bits for multiplier
- → At every iteration, check lowest bit of product register (multiplier bit)
- → Either add & shift or shift only







Iteration	Step	Multiplicand	Product
0	Initial Values	0010	0000 001(1)
4	1a: 1 =>Prod=Prod+Mcand	0010	0010 0011
1	2: Shift right Product	0010	0001 0000
0	1a: 1 =>Prod=Prod+Mcand	0010	0011 0001
2	2: Shift right Product	0010	0001 1000
2	1: 0 =>no operation	0010	0001 1000
3	2: Shift right Product	0010	0000 1100
	1: 0 =>no operation	0010	0000 1100
4	2: Shift right Product	0010	0000 0110



- Subtract divisor from dividend
- If remainder goes < 0
 - Add divisor back and put 0 bit in quotient
- Else
 - 1 bit in quotient
- Shift divisor right 1 bit
 - Align divisor relative to dividend for next iteration






Division Version 1

Each step

- Subtract divisor from Dividend (stored in remainder register)
- Depending on remainder
 - Leave or Restore (reverse subtraction)
 - ➤ Write '1' or '0' to quotient
- Shift Divisor right
 - Align divisor relative to dividend for next iteration




• 7/2 or 0000 0111 / 0000 0010

Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
	1: Rem = Rem – Div	0000	0010 0000	①110 0111
1	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
	1: Rem = Rem - Div	0000	0001 0000	1111 0111
2	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
	1: Rem = Rem – Div	0000	0000 1000	①111 1111
3	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
	1: Rem = Rem – Div	0000	0000 0100	@000 0011
4	2a: Rem $\geq 0 \implies$ sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
	1: Rem = Rem – Div	0001	0000 0010	0 000 0001
5	2a: Rem ≥ 0 ⇒ sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001


Optimized Divider

- Switch order to shift first and then subtract can save 1 iteration
 - Reduction of divisor and ALU width by half
- Remainder originally zero so keep quotient in remainder register
 - No register for quotient



Looks a lot like multiplier: Same hardware can be used for both!

Improved Divide Algorithm



- Shift the remainder left
- Only one shift per loop
 - The remainder will be shifted left one time
- The final correction step shifts back only the remainder in the left half of the register

• 7/2 or 0000 0111 / 0010

iteration	step	Divisor	Remainder
	Initial values	0010	0000 0111
0	Shift rem left	0010	0000 1110
	2: rem = rem - div	0010	1110 1110
'	3b: restore, sll R, R0 = 0	0010	0001 1100
2	2. rem = rem - div	0010	1111 1100
2	3b: restore, sll R, R0= 0	0010	0011 1000
2	2. rem = rem - div	0010	0001 1000
3	3a: leave, sll R, R0= 1	0010	0011 0001
	2. rem = rem - div	0010	0001 0001
4	3a. leave, sll R, R0=1	0010	0010 0011
	Shift left half of rem right 1	0010	0001 0011

IEEE Floating-Point Format

$$x = (-1)^{s} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$$

	S	Exponent	Fraction
Single Precision:	1bit	8 bits	23 bits
Double Precision:	1bit	11 bits	52 bits

- S: sign bit $(0 \Rightarrow \text{non-negative}, 1 \Rightarrow \text{negative})$
- Fraction or mantissa
- Exponent
 - Actual exponent + Bias (Bias = 127 for single; 1023 for double)

- Show the binary representation of -0.75 in IEEE single precision format
 - Binary representation: 0.11
 - Normalized representation: 1.1 2⁻¹
- Floating point
 - \circ (-1)^{sign} (1 + fraction) 2^{exponent bias}
- Sign bit = 1
- Significand = 1 + .1000
- Exponent = (-1 + 127) = 126

- What is the value of following IEEE binary floating point number?

$$\circ$$
 S = 0

- \circ Exponent = $10000000_2 = 128$
- \circ Fraction = 01100...00₂

$$x = (-1)^{0} \times (1 + 011_{2}) \times 2^{(128 - 127)}$$

$$= (1) \times 1.375 \times 2^{1}$$

$$= 2.75$$

Floating-Point Addition



- Now consider a 4-digit binary example
 - $0.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2} \quad (0.5 + -0.4375)$


1. Align binary points

- Shift number with smaller exponent
- $0.00002 \times 2^{-1} + -0.1112 \times 2^{-1}$

Shift right n times \rightarrow x 2ⁿ Shift left n times \rightarrow x 2⁻ⁿ

- 2. Add significands
 - $0.00002 \times 2^{-1} + -0.1112 \times 2^{-1} = 0.0012 \times 2^{-1}$
- 3. Normalize result & check for over/underflow
 - \circ 1.000₂ × 2⁻⁴, with no over/underflow
- 4. Round and renormalize if necessary
 - \circ 1.000₂ × 2⁻⁴ (no change) = 0.0625

Floating-Point Multiplication



$$0.0002 \times 2^{-1} \times -1.1102 \times 2^{-2} \ (0.5 \times -0.4375)$$

1. Add exponents

- Unbiased: -1 + -2 = -3
- o Biased: (-1 + 127) + (-2 + 127) = -3 + 254 127 = -3 + 127
- 2. Multiply significands

$$0.000_2 \times 1.110_2 = 1.110_2 \implies 1.110_2 \times 2^{-3}$$

- 3. Normalize result & check for over/underflow
 - $1.110_2 \times 2^{-3}$ (no change) with no over/underflow
- 4. Round and renormalize if necessary
 - $1.110_2 \times 2^{-3}$ (no change)
- 5. Determine sign: $+ve \times -ve \Rightarrow -ve$

$$\circ$$
 -1.110₂ × 2⁻³ = -0.21875