

1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues

8- RTL Cores


- **Synthesis Concepts**
- **Combinational Rules**
- **Sequential Rules**
- **Combination of Sequential and Combinational Blocks**
- **ALU as an Example**
- **RT Level of ALU**
- **Circuit Netlists**
- **Technology Map of ALU**

7- Synthesis Issues

Synthesis Concepts

- Synthesis is the process of taking some higher level description down to an immediate next lower level description.
- For example - taking VHDL code and producing a netlist that can be mapped to an FPGA or an ASIC.

- Will discuss style of synthesis




7-Synthesis Issues

Synthesis Concepts

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5 ENTITY counter4 IS
6     PORT (reset, clk : IN std_logic;
7           count : OUT std_logic_vector (3 DOWNTO 0));
8 END ENTITY;
9
10 ARCHITECTURE procedural OF counter4 IS
11     SIGNAL cnt_reg : std_logic_vector (3 DOWNTO 0);
12 BEGIN
13     PROCESS (clk)
14     BEGIN
15         IF (clk = '1' AND clk'EVENT) THEN
16             IF (reset='1') THEN
17                 cnt_reg <= "0000";
18             ELSE
19                 cnt_reg <= cnt_reg + "0001";
20             END IF;
21         END IF;
22     END PROCESS;
23     count <= cnt_reg;
24 END ARCHITECTURE procedural;
```

VHDL Description

- A synthesis tool requires a target library
- A target library can be as simple as a library of logic gates



Synthesis Issues

- A VHDL description may include **combinational** and **sequential** blocks.
 - Combinational blocks will be synthesizable using **process** or **concurrent** statements.
 - Sequential blocks will be synthesizable using **process** statements **sensitive to clock**.
-
- Will discuss combinational and sequential rules
 - Combinational circuit synthesis:
 - Signal assignments are easier for synthesis, not too many rules to follow
 - For process statements there are rules to follow

7-Synthesis Issues

Combinational Rules

1. Input: All signals read must be in the sensitivity list.
2. Output: All outputs must receive a value in the process statement.

- Input / Output rules

• AND

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY AND_Gate IS
4  PORT ( A : IN  STD_LOGIC;
5         B : IN  STD_LOGIC;
6         Q : OUT STD_LOGIC);
7  END AND_Gate;
8
9  ARCHITECTURE Behavioral OF AND_Gate IS
10 BEGIN
11     Q <= A AND B ;
12 END Behavioral;
```

• Procedural ALU

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.std_logic_unsigned.ALL;
4
5  ENTITY alu8 IS
6  PORT (left_i, right_i: IN std_logic_vector (7 DOWNTO 0);
7        mode : IN std_logic_vector (1 DOWNTO 0);
8        aluout : OUT std_logic_vector (7 DOWNTO 0));
9  END ENTITY;
10
11 ARCHITECTURE procedural OF alu8 IS BEGIN
12
13     PROCESS (left_i, right_i, mode) BEGIN
14         aluout <="00000000";
15         CASE mode IS
16             WHEN "00" => aluout <= left_i + right_i;
17             WHEN "01" => aluout <= left_i - right_i;
18             WHEN "10" => aluout <= left_i AND right_i;
19             WHEN "11" => aluout <= left_i OR right_i;
20             WHEN OTHERS => aluout <= "XXXXXXXX";
21         END CASE;
22     END PROCESS;
23
24 END ARCHITECTURE procedural;
```

7-Synthesis Issues

Sequential Rules

- Sequential circuit synthesis:
 - Following simple rules keep you safe

- A clocked process must have the clock and all asynchronous controls.
- Synchronous register activities must be conditioned by a statement detecting clock edge.
- For the beginners, limit the register left-hand-side to only one register.


Counter

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5  ENTITY counter4 IS
6  PORT (reset, clk : IN std_logic;
7        count : OUT std_logic_vector (3 DOWNTO 0));
8  END ENTITY;
9
10 ARCHITECTURE procedural OF counter4 IS
11     SIGNAL cnt_reg : std_logic_vector (3 DOWNTO 0);
12 BEGIN
13     PROCESS (clk)
14     BEGIN
15         IF (clk = '1' AND clk'EVENT) THEN
16             IF (reset='1') THEN
17                 cnt_reg <="0000";
18             ELSE
19                 cnt_reg <= cnt_reg + "0001";
20             END IF;
21         END IF;
22     END PROCESS;
23     count <= cnt_reg;
24 END ARCHITECTURE procedural;
```

- Sequential blocks will be synthesizable using process statements which are sensitive to clock.

Combination of Sequential and Combinational Blocks

- Huffman Model



- Any complete digital circuit can be *split* into combinational part and register (sequential) part
- Use combinational rules for the combinational part
- Use sequential rules for the sequential part


7-Synthesis Issues

Combination of Sequential and Combinational Blocks

- Huffman Model

```
1  LIBRARY IEEE;  
2  USE IEEE.std_logic_1164.ALL;  
3  
4  ENTITY moore_detector IS  
5      PORT (a, rst, clk : IN std_logic; w : OUT std_logic);  
6  END ENTITY ;  
7  
8  ARCHITECTURE procedural OF moore_detector IS  
9      TYPE state IS (S0, S1, S2, S3);  
10     SIGNAL p_state, n_state : state;
```

- Combinational and sequential parts are connected by p_state and n_state of type state
- Combinational part uses p_state assigned to n_state
- Sequential part clocks n_state to p_state
- A synthesizable description can contain any number of concurrent combinational and/or sequential processes




7-Synthesis Issues

Combination of Sequential and Combinational Blocks

- Huffman Model

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  combinational: PROCESS (p_state, a) BEGIN
5      n_state <= S0;
6      w <= '0';
7      CASE p_state IS
8      WHEN S0 =>
9          IF a='1' THEN n_state <= S1;
10         ELSE n_state <= S0; END IF;
11         w <= '0';
12     WHEN S1 =>
13         IF a='1' THEN n_state <= S2;
14         ELSE n_state <= S0; END IF;
15         w <= '0';
16     WHEN S2 =>
17         IF a='1' THEN n_state <= S2;
18         ELSE n_state <= S3; END IF;
19         w <= '0';
20     WHEN S3 =>
21         IF a='1' THEN n_state <= S1;
22         IF a='1' THEN n_state <= S1;
23         ELSE n_state <= S0; END IF;
24         w <= '1';
25     WHEN OTHERS => n_state <= S0;
26     END CASE;
27 END PROCESS combinational;
```

- Combinational and sequential parts are connected by p_state and n_state of type state
- Combinational part uses p_state assigned to n_state
- Sequential part clocks n_state to p_state
- A synthesizable description can contain any number of concurrent combinational and/or sequential processes




7-Synthesis Issues

Combination of Sequential and Combinational Blocks

- Huffman Model

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  combinational: PROCESS (p_state, a) BEGIN
5      n_state <= S0;
6      w <= '0';
7      CASE p_state IS
8
9      sequential: PROCESS (clk) BEGIN
10         IF (clk = '1' AND clk'EVENT) THEN
11             IF rst = '1' THEN
12                 p_state <= S0;
13             ELSE
14                 p_state <= n_state;
15             END IF;
16         END IF;
17     END PROCESS sequential;
18
19 END ARCHITECTURE;
20
21 IF a='1' THEN n_state <= S1;
22 IF a='1' THEN n_state <= S1;
23 ELSE n_state <= S0; END IF;
24 w <= '1';
25 WHEN OTHERS => n_state <= S0;
26 END CASE;
27 END PROCESS combinational;
```

- Combinational and sequential parts are connected by p_state and n_state of type state
- Combinational part uses p_state assigned to n_state
- Sequential part clocks n_state to p_state
- A synthesizable description can contain any number of concurrent combinational and/or sequential processes



7-Synthesis Issues

ALU as a synthesis example

- Multiple Concurrent Statements

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.std_logic_unsigned.ALL;
4
5  ENTITY alu8_Mix IS
6  PORT (A, B: IN std_logic_vector (7 DOWNTO 0);
7        mode : IN std_logic_vector (1 DOWNTO 0);
8        zero_flag, over_flow : OUT std_logic;
9        aluout : OUT std_logic_vector (7 DOWNTO 0));
10 END ENTITY;
11
12 ARCHITECTURE procedural OF alu8_Mix IS
13     SIGNAL tmp : std_logic_vector (8 DOWNTO 0);
14     SIGNAL alu : std_logic_vector (7 DOWNTO 0);
15 BEGIN
```

ALU as a synthesis example

- Multiple Concurrent Statements

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164;
3  USE IEEE.std_logic_unsigned;
4
5  ENTITY alu8_Mix IS
6  PORT (A, B: IN std_logic;
7        mode : IN std_logic;
8        zero_flag, overflow : OUT std_logic;
9        aluout : OUT std_logic);
10 END ENTITY;
11
12 ARCHITECTURE procedural OF alu8_Mix IS
13     SIGNAL tmp : std_logic_vector(7 DOWNTO 0);
14     SIGNAL alu : std_logic_vector(7 DOWNTO 0);
15 BEGIN
16     tmp <= ('0' & A) + ('0' & B);
17     PROCESS (A, B, tmp, mode) BEGIN
18         alu <= "00000000";
19         CASE mode IS
20             WHEN "00" => alu <= tmp(7 DOWNTO 0); -- A+B
21             WHEN "01" => IF (A > B) THEN -- Max(A, B)
22                 alu <= A;
23             ELSE
24                 alu <= B;
25             END IF;
26             WHEN "10" => alu <= A AND B; -- A AND B
27             WHEN "11" => alu <= NOT(A) + 1; -- Two's complement(A)
28             WHEN OTHERS => alu <= "XXXXXXXX";
29         END CASE;
30     END PROCESS;
31
32     PROCESS (tmp, mode) BEGIN
33         over_flow <= '0';
34         CASE mode IS
35             WHEN "00" => over_flow <= tmp(8);
36             WHEN OTHERS => over_flow <= '0';
37         END CASE;
38     END PROCESS;
39     zero_flag <= '1' WHEN (alu = "00000000") ELSE '0';
40     aluout <= alu;
41 END ARCHITECTURE procedural;
```

7-Synthesis Issues

Circuit Netlists


VHDL Description

```
1 LIBRARY IEEE;
2 USE IEEE.std_logic_1164.ALL;
3 USE IEEE.std_logic_unsigned.ALL;
4
5 ENTITY alu8_Mix IS
6   PORT (A, B: IN std_logic_vector (7 DOWNTO 0);
7         mode : IN std_logic_vector (1 DOWNTO 0);
8         zero_flag, over_flow : OUT std_logic;
9         aluout : OUT std_logic_vector (7 DOWNTO 0));
10 END ENTITY;
11
12 ARCHITECTURE procedural OF alu8_Mix IS
13   SIGNAL tmp : std_logic_vector (8 DOWNTO 0);
14   SIGNAL alu : std_logic_vector (7 DOWNTO 0);
15 BEGIN
16
17   tmp <= ('0' & A) + ('0' & B);
18
19   PROCESS (A, B, tmp, mode) BEGIN
20     CASE mode IS
21       WHEN "00" => alu <= tmp(7 DOWNTO 0); -- A+B
22       WHEN "01" => IF (A > B) THEN -- Max(A, B)
23         alu <= A;
24       ELSE
25         alu <= B;
26       END IF;
27       WHEN "10" => alu <= A AND B; -- A AND B
28       WHEN "11" => alu <= NOT(A) + 1; -- Two's complement(A)
29       WHEN OTHERS => alu <= "XXXXXXXX";
30     END CASE;
31   END PROCESS;
32
33   PROCESS (tmp, mode) BEGIN
34     CASE mode IS
35       WHEN "00" => over_flow <= tmp(8);
36       WHEN OTHERS => over_flow <= '0';
37     END CASE;
38   END PROCESS;
39
40   zero_flag <= '1' WHEN (alu = "00000000") ELSE '0';
41   aluout <= alu;
42
43 END ARCHITECTURE procedural;
```

VHDL Synthesis

- Synthesizing ALU
- Use Quartus
- Target library: Cyclone IV GX FPGA
- The synthesis output can be viewed in various forms
- RTL view with abstract symbol models

Circuit Netlists




Outputs

- ✓ Netlist Viewers
- RTL Viewer
- State Machine Viewer
- Technology Map Viewer (Post-Mapping)

ALU:

- Combinational Logics




- Overall view of layout
- Layout uses combinational clouds

7-Synthesis Issues

RT Level o

- Multiple Concurrent Statements




- RTL view of the synthesis output details of abstract symbols are shown here

7-Synthesis Issues

Technology Map of ALU:

- Multiple Concurrent Statements

- Synthesis result of ALU
- Technology map view of ALU with equivalent gates with details





7-Synthesis Issues

Technology Map of ALU:

- Multiple Concurrent Statements


- Synthesis result of ALU
- Technology map view of ALU with equivalent gates with details



Technology Map of ALU:

- Multiple Concurrent Statements

- Synthesis result of ALU
- Technology map view of ALU with equivalent gates with details



Technology Map of ALU:

- Multiple Concurrent Statements

- Synthesis result of ALU
- Technology map view of ALU with equivalent gates with details

