#### 1- Introduction

2- Basic Structures of VHDL

**3- Combinational Circuits** 

**4- Sequential Circuits** 

**5- Memory** 

**6- Writing Testbenches** 

7- Synthesis Issues



- Synthesis Concepts
- Combinational Rules
- Sequential Rules
- Combination of Sequential and Combinational Blocks
- ALU as an Example
- RT Level of ALU
- Circuit Netlists
- Technology Map of ALU

#### 7- Synthesis Issues



100





## **Synthesis Concepts**

 Synthesis is the process of taking some higher level description down to an immediate next lower level description.

• For example - taking VHDL code and producing a netlist that can be mapped to an FPGA or an ASIC.

• Will discuss style of synthesis





Cybersecurity National Lab


### **Synthesis Concepts**

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY counter4 IS
    PORT (reset, clk : IN std logic;
          count : OUT std logic vector (3 DOWNTO 0));
END ENTITY;
ARCHITECTURE procedural OF counter4 IS
    SIGNAL cnt reg : std logic vector (3 DOWNTO 0);
    PROCESS (clk)
    BEGIN
        IF (clk = '1' AND clk'EVENT) THEN
            IF (reset='1') THEN
                 cnt reg <="0000";
                 cnt reg <= cnt reg + "0001";
        END IF;
    END PROCESS:
    count <= cnt req;
END ARCHITECTURE procedural;
```

#### **VHDL Description**

- A synthesis tool requires a target library
- A target library can be as simple as a library of logic gates





**Cybersecurity National Lab** 

Gate-Level Descriptions

**VHDL** 

## **Synthesis Issues**

- A VHDL description may include combinational and sequential blocks.
- Combinational blocks will be synthesizable using process or concurrent statements.
- Sequential blocks will be synthesizable using process statements sensitive to clock.

- Will discuss combinational and sequential rules
- Combinational circuit synthesis:
  - Signal assignments are easier for synthesis, not too many rules to follow
  - For process statements there are rules to follow





#### **Combinational Rules**

- 1. Input: All signals read must be in the sensitivity list.
- 2. Output: All outputs must receive a value in the process statement.

the process statement

AND

```
LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;

ENTITY AND Gate IS

PORT ( A : IN STD_LOGIC;

B : IN STD_LOGIC;

Q : OUT STD_LOGIC);

END AND Gate;

ARCHITECTURE Behavioral OF AND Gate IS

BEGIN

Q <= A AND B;

END Behavioral;
```

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    USE IEEE.std logic unsigned.ALL;
    ENTITY alu8 IS
        PORT (left i, right i: IN std logic vector (7 DOWNTO 0);
              mode : IN std logic vector (1 DOWNTO 0);
              aluout : OUT std logic vector (7 DOWNTO 0));
    END ENTITY:
    ARCHITECTURE procedural OF alu8 IS BEGIN
        PROCESS (left i, right i, mode) BEGIN
14
            aluout <="000000000";
            CASE mode IS
                WHEN "00" => alwout <= left i + right i;
                WHEN "01" => alwout <= left i - right i;
18
                WHEN "10" => alwout <= left i AND right i;
19
                WHEN "11" => alwout <= left i OR right i;
                WHEN OTHERS => alwout <= "XXXXXXXXX";
            END CASE;
        END PROCESS;
    END ARCHITECTURE procedural;
```



• Input / Output rules

104

Procedural ALU

#### **Sequential Rules**

- Sequential circuit synthesis:
  - Following simple rules keep you safe
- 1. A clocked process must have the clock and all asynchronous controls.
- 2. Synchronous register activities must be conditioned by a statement detecting clock edge.
- 3. For the beginners, limit the register left-hand-side to only one register.


Counter

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
    USE IEEE.STD LOGIC UNSIGNED.ALL;
   ENTITY counter4 IS
         PORT (reset, clk : IN std logic;
              count : OUT std logic vector (3 DOWNTO 0));
    END ENTITY;
   PARCHITECTURE procedural OF counter4 IS
         SIGNAL cnt reg : std logic vector (3 DOWNTO 0);
   BEGIN
         PROCESS (clk)
14
             IF (clk = '1' AND clk'EVENT) THEN
16
                 IF (reset='1') THEN
                     cnt reg <="0000";
                 ELSE
                     cnt reg <= cnt reg + "0001";
                 END IF;
             END IF;
         END PROCESS;
         count <= cnt reg;
    END ARCHITECTURE procedural;
```



Sequential blocks will be synthesizable using process statements which are sensitive to clock.

Huffman Model



- Any complete digital circuit can be *split* into combinational part and register (sequential) part
- Use combinational rules for the combinational part
- Use sequential rules for the sequential part



VHDL for Modeling, Simulation and Synthesis of RT- and Gate-Level Descriptions ©2020 CINI, Zainalabedin Navabi

#### • Huffman Model

```
LIBRARY IEEE;

USE IEEE.std_logic_1164.ALL;

ENTITY moore_detector IS

PORT (a, rst, clk : IN std_logic; w : OUT std_logic);


END ENTITY;

ARCHITECTURE procedural OF moore_detector IS

TYPE state IS (S0, S1, S2, S3);

SIGNAL p_state, n_state : state;
```

- Combinational and sequential parts are connected by p\_state and n\_state of type state
- Combinational part uses p\_state assigned to n\_state
- Sequential part clocks n\_state to p\_state
- A synthesizable description can contain any number of concurrent combinational and/or sequential processes








#### Huffman Model

107

```
LIBRARY IEEE;
 USE IEEE.std logic 1164.ALL;
□EI 13 🖨
              combinational: PROCESS (p state, a) BEGIN
    14
                  n state <= S0;
 -El 15
                  w <= '0';
                  CASE p state IS
                       WHEN SO =>
                            IF a='1' THEN n state <= S1;</pre>
    19
                           ELSE n state <= S0; END IF;</pre>
                           w <= '\(\tilde{0}\)';
                       WHEN S1 =>
                            IF a='1' THEN n state <= S2;</pre>
                            ELSE n state <= S0; END IF;</pre>
                           w <= '0';
    24
                       WHEN S2 =>
                            IF a='1' THEN n state <= S2;</pre>
                            ELSE n state <= S3; END IF;</pre>
                           w <= '0';
    29
                       WHEN S3 =>
                            IF a='1' THEN n state <= S1;</pre>
                            IF a='1' THEN n state <= S1;</pre>
                            ELSE n state <= S0; END IF;</pre>
                            W \le '1';
                       WHEN OTHERS => n state <= S0;
    34
                  END CASE;
              END PROCESS combinational:
```

- Combinational and sequential parts are connected by p\_state and n\_state of type state
- Combinational part uses p\_state assigned to n\_state
- Sequential part clocks n\_state to p\_state
- A synthesizable description can contain any number of concurrent combinational and/or sequential processes






Huffman Model

107

```
LIBRARY IEEE;
 USE IEEE.std logic 1164.ALL;
□EI 13 由
             combinational: PROCESS (p state, a) BEGIN
                 n state <= S0;
 -El 15
                 w <= '0';
    16
                 CASE p state IS
                      sequential: PROCESS (clk) BEGIN
             39 白
                           IF (clk = '1' AND clk'EVENT) THEN
    19
             40
                               IF rst = '1' THEN
             41 E
                                   p state <= S0;
             42
                               ELSE
             43
                                    p state <= n state;
             44
                               END IF:
    24
             45
                           END IF;
             46
                      END PROCESS sequential;
             47
             48
                  END ARCHITECTURE;
             49
    29
                          IF a='1' THEN n state <= S1;</pre>
                          IF a='1' THEN n state <= S1;</pre>
                          ELSE n state <= S0; END IF;</pre>
                          W \le '1';
    34
                     WHEN OTHERS => n state <= S0;
                 END CASE;
             END PROCESS combinational:
```

- Combinational and sequential parts are connected by p\_state and n\_state of type state
- Combinational part uses p\_state assigned to n\_state
- Sequential part clocks n\_state to p\_state
- A synthesizable description can contain any number of concurrent combinational and/or sequential processes



Cybersecurity National Lab

### ALU as a synthesis example

• Multiple Concurrent Statements

```
LIBRARY IEEE;

USE IEEE.std_logic_1164.ALL;

USE IEEE.std_logic_unsigned.ALL;

FENTITY alu8_Mix IS

PORT (A, B: IN std_logic_vector (7 DOWNTO 0);

mode: IN std_logic_vector (1 DOWNTO 0);

zero_flag, over_flow: OUT std_logic;

aluout: OUT std_logic_vector (7 DOWNTO 0));

END ENTITY;

ARCHITECTURE procedural OF alu8_Mix IS

SIGNAL tmp: std_logic_vector (8 DOWNTO 0);

SIGNAL alu: std_logic_vector (7 DOWNTO 0);

BEGIN
```



#### **ALU** as a synthesis example

Multiple Concurrent Statements

```
LIBRARY IEEE:
    USE IEEE.std logic 1164 15
                               BEGIN
                                     tmp <= ('0' & A) + ('0' & B);
    USE IEEE.std logic unsi 16
                                     PROCESS (A, B, tmp, mode) BEGIN
                                         alu <="000000000";
    ENTITY alu8 Mix IS
        PORT (A, B: IN std 19
                                         CASE mode IS
                                             WHEN "00" => alu <= tmp(7 DOWNTO 0); -- A+B
              mode : IN std 20
              zero flag, ov 21
                                             WHEN "01" => IF (A > B) THEN -- Max(A, B)
 8
                                                             alu <= A;
              aluout : OUT
                                                          ELSE
    END ENTITY;
                                                             alu <= B;
                                                          END IF;
   ARCHITECTURE procedural
                                             WHEN "10" => alu <= A AND B: -- A AND B
        SIGNAL tmp : std ld 26
                                             WHEN "11" => alu <= NOT(A) + 1; -- Two's complement(A)
        SIGNAL alu : std ld 27
14
                                             WHEN OTHERS => alu <= "XXXXXXXXX";
15 BEGIN
                                         END CASE;
                                     END PROCESS;
                                     PROCESS (tmp, mode) BEGIN
                                         over flow <='0';
                            34
                                         CASE mode IS
                                             WHEN "00" => over flow <= tmp(8);
                                             WHEN OTHERS => over flow <= '0';
                                         END CASE;
                                     END PROCESS;
                            39
                                     zero flag <= '1' WHEN (alu = "00000000") ELSE '0';
                            40
                                     aluout <= alu;
                            41
                                 END ARCHITECTURE procedural;
           108
                            12
```



#### **Circuit Netlists**

#### **VHDL Description**

```
USE IEEE.std logic 1164.ALL;
 USE IEEE.std logic unsigned.ALL;
 ENTITY alu8 Mix IS
     PORT (A, B: IN std_logic_vector (7 DOWNTO 0);
           mode : IN std logic vector (1 DOWNTO 0);
           zero_flag, over_flow : OUT std logic;
           aluout : OUT std logic vector (7 DOWNTO D));
 END ENTITY;
MARCHITECTURE procedural OF alu8 Mix IS
     SIGNAL tmp : std logic vector (8 DOWNTO 0);
     SIGNAL alu : std logic vector (7 DOWNTO 0);
     tmp <= ('0' & A) + ('0' & B);
     PROCESS (A, B, tmp, mode) BEGIN
         CASE mode IS
             WHEN "00" => alu <= tmp (7 DOWNTO 0); -- A+B
             WHEN "01" => IF (A > B) THEN -- Max (A, B)
                             alu <= A:
             WHEN "10" => alu <= A AND B; -- A AND B
             WHEN "II" => alu <= NOT(A) + 1; -- Two's complement(A)
             WHEN OTHERS => alu <= "XXXXXXXXXX";
     PROCESS (tmp, mode) BEGIN
         CASE mode IS
             WHEN "00" => over flow <= tmp(8);
             WHEN OTHERS => over flow <= '0';
     zero flag <= '1' WHEN (alu = "000000000") ELSE '0';
     aluout <= alu;
 END ARCHITECTURE procedural;
```

- Synthesizing ALU
- Use Quartus
- Target library: Cyclone IV GX FPGA
- The synthesis output can be viewed in various forms
- RTL view with abstract symbol models

#### **Circuit Netlists**




#### **Outputs**

**Cybersecurity National Lab** 

**∨**<sup>∞</sup> Netlist Viewers **RTL Viewer** State Machine Viewer Technology Map Viewer (Post-Mapping)



VHDL for Modeling, Simulation




**VHDL** 

**Synthesis** 

#### **ALU:**

• Combinational Logics



- Overall view of layout
- Layout uses combinational clouds

2. Synthesis Issu


**Cybersecurity National Lab** 



ad Gate-Level Descriptions

# RT Level o

Multiple Concurrent Statements




• RTL view of the synthesis output details of abstract symbols are shown here

**Cybersecurity National Lab** 



• Multiple Concurrent Statements

- Synthesis result of ALU
- Technology map view of ALU with equivalent gates with details









• Multiple Concurrent Statements

- Synthesis result of ALU
- Technology map view of ALU with equivalent gates with details

