

1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues


8- RTL Cores

1- Introduction

- **Abstraction Levels**
- **HDL/RTL Design Flow**
- **Hardware Description Language**
- **What is a testbench?**
- **What is a waveform?**
- **Simulation Environment**
- **Synthesis Concepts**


Abstraction Levels

Abstraction



1- Introduction

HDL/RTL Design Flow



Hardware description language (HDL) design is based on the creation and use of textual based descriptions of a digital logic circuit or system.

- Start with RTL description
- Perform functional simulation until satisfactory results
- Perform logic synthesis once VHDL description is finalized
- Synthesis produces some form of a netlist

1- Introduction


Hardware Description Language

- A picture is worth a thousand words.

NAND è un costrutto con due input, uno output. L'output diventa ...



- A hardware description is worth a thousand pictures.




VHDL Description Language

```
5 ENTITY counter4 IS
6   PORT (reset, clk : IN std_logic;
7         count : OUT std_logic_vector (3 DOWNTO 0));
8 END ENTITY;
9
10 ARCHITECTURE procedural OF counter4 IS
11   SIGNAL cnt_reg : std_logic_vector (3 DOWNTO 0);
12 BEGIN
13   PROCESS (clk)
14   BEGIN
15     IF (clk = '1' AND clk'EVENT) THEN
16       IF (reset='1') THEN
17         cnt_reg <= "0000";
18       ELSE
19         cnt_reg <= cnt_reg + 1;
20       END IF;
21     END IF;
22   END PROCESS;
23   count <= cnt_reg;
24 END ARCHITECTURE procedural;
```

1- Introduction

HDL/RTL Design Flow



Hardware description language (HDL) design is based on the creation and use of textual based descriptions of a digital logic circuit or system.

A functional simulation simulates the hardware description to verify its logical correctness.

- Functional simulation requires a testbench

1- Introduction

What is a Testbench?

Oscilloscope

Function Generator


Multimeter

Device Under Test

- A testbench contains equipment for input generation
- It includes equipment for response observation and analysis
- Usually output is a waveform

1- Introduction

What is a Waveform?



In electronics, the **waveform** of a signal is the shape of its graph as a function of time, independent of its time and magnitude scales and of any displacement in time.

1- Introduction


```

1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY tb_counters IS
4  END tb_counters;
5  ARCHITECTURE Behavioral OF tb_counters IS
6  COMPONENT UP_COUNTER
7  PORT (
8      clk: IN std_logic; -- clock input
9      reset: IN std_logic; -- reset input
10     counter: OUT std_logic_vector(3 DOWNTO 0) -- output 4-bit counter
11 );
12 END COMPONENT;
13 SIGNAL reset, clk: std_logic;
14 SIGNAL counter: std_logic_vector(3 DOWNTO 0);
15 BEGIN
16 dut: UP_COUNTER PORT MAP (clk => clk, reset=>reset, counter => counter);
17 -- Clock PROCESS definitions
18 clock_process :PROCESS
19 BEGIN
20     clk <= '0';
21     WAIT FOR 10 ns;
22     clk <= '1';
23     WAIT FOR 10 ns;
24 END PROCESS;
25 -- Stimulus PROCESS
26 stim_proc: PROCESS
27 BEGIN
28     -- hold reset state for 100 ns.
29     reset <= '1';
30     WAIT FOR 20 ns;
31     reset <= '0';
32     WAIT;
33 END PROCESS;
34 END Behavioral;

```

```

1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5  ENTITY UP_COUNTER IS
6  PORT (
7      clk: IN std_logic; -- clock input
8      reset: IN std_logic; -- reset input
9      counter: OUT std_logic_vector(3 DOWNTO 0) -- output 4-bit counter
10 );
11 END UP_COUNTER;
12
13 ARCHITECTURE Behavioral OF UP_COUNTER IS
14     SIGNAL counter_up: std_logic_vector(3 DOWNTO 0);
15 BEGIN
16     -- up counter
17     PROCESS(clk, reset)
18     BEGIN
19         IF (clk'event AND clk='1') then
20             IF (reset='1') then
21                 counter_up <= "0000";
22             ELSE
23                 counter_up <= counter_up + "0001";
24             END IF;
25         END IF;
26     END PROCESS;
27     counter <= counter_up;
28 END Behavioral;

```

- Not a physical testbench
- This is a virtual testbench
- A virtual testbench performs simulation
- A physical testbench performs testing

VHDL Testbench

Stimulus
Data

clk
reset

Input Ports

VHDL Design
(Design Under Test)

Output Ports

counter

VHDL
Simulator

Output
Results


Name	V.	100	200	300	400	500	600
Ck	1						
Reset	0						
Count	A	0	1	2	3	4	5

Simulation

- **Simulation for design validation, done before a design is synthesized**
- **Also referred to as RT level, or Pre-synthesis Simulation**
- **Simulation at RT level is accurate to the clock level**
- **The advantage: its speed compared with simulations at the gate or transistor levels**

1- Introduction

HDL/RTL Design Flow



Hardware description language (HDL) design is based on the creation and use of textual based descriptions of a digital logic circuit or system.

A functional simulation simulates the hardware description to verify its logical correctness.

Synthesis is the process of taking some higher level description down to a lower level description.


1- Introduction

Synthesis Concepts

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5 ENTITY UP_COUNTER IS
6   PORT (
7     clk: IN std_logic; -- clock input
8     reset: IN std_logic; -- reset input
9     counter: OUT std_logic_vector(3 DOWNTO 0) -- output 4-bit counter
10  );
11 END UP_COUNTER;
12
13 ARCHITECTURE Behavioral OF UP_COUNTER IS
14   SIGNAL counter_up: std_logic_vector(3 DOWNTO 0);
15 BEGIN
16   -- up counter
17   PROCESS (clk, reset)
18   BEGIN
19     IF (clk'event AND clk='1') then
20       IF (reset='1') then
21         counter_up <= "0000";
22       ELSE
23         counter_up <= counter_up + "0001";
24       END IF;
25     END IF;
26   END PROCESS;
27   counter <= counter_up;
28 END Behavioral;
```

VHDL Description

- A synthesizable description is fed to the VHDL synthesis tool
- The synthesis tool produces a netlist in one form or the other



1- Introduction