1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues



2- Basic Structures of VHDL

- VHDL as an HDL
- A VHDL Description
- A VHDL Description Enumeration Type
- Signals and Variables





VHDL as an HDL - What is VHDL?

- VHDL is a hardware description language for simulation, for modeling, automatic hardware generation and testing
- VHDL became IEEE standard 1076 in December 1987
- VHDL is a hardware description language
 - You don't program in VHDL, you describe hardware
- VHDL is not a software language
- C++ is a software language
- You program in software languages
- You don't describe hardware



VHDL as an HDL - VHDL vs. C++

VHDL

- 1. Concurrency
- 2. Timing
 - Wall Clock
 - Real Time
 - Delta Time

C++

- 1. Timing
 - Wall Clock

- Hardware components are concurrent
- Wall Clock is the actual time taken from the start of a simulation to the end
- Activities are scheduled in terms of *real time*
- *Delta Time* is VHDL's way of fooling you into thinking that it is performing its processes concurrently





VHDL as an HDL - Execution

VHDL



- In hardware, process execution depends on events on right hand side
- An event causes all processes to begin (Running Race)

C++




• In software, expressions are executed in the same order in which they appear in a program (Relay Race)





VHDL as an HDL - Concurrency


- A description has **signals** as ports
- A description is composed of concurrent *processes*
- *Processes* communicate via signals
- New **signals** declared as needed
- Timing (Real-time, Delta-time) is associated with signals
- *Processes* wake up when an event occurs on any of their input signals, i.e., **sensitivity list**
- The order in which processes appear in a description is not important
- A *process* can be an **instance** of another component, a **signal** assignment, a **process statement**, . . .
- A process if it is a process statement, it can have local variables
- No timing associated with variables






A VHDL component description:


- Entity declaration for interface declaration
- Architecture for functionality specification











• Entity name, ports, types and modes



Entity

Entity

Declaration


Architecture

Body

Cybersecurity National Lab

Library

Declaration





Architecture Name **Entity Name ARCHITECTURE** Behavioral **OF** UP COUNTER **IS** SIGNAL counter up: std logic vector(3 DOWNTO 0); **BEGIN** 16 PROCESS (clk, reset) BEGIN IF (clk'EVENT AND clk='1') THEN IF (reset='1') THEN 20 counter up <= "0000"; **Architecture Body** ELSE counter up <= counter up + "0001"; 23 END IF; 24 END IF: 25 END PROCESS; counter <= counter up;</pre> **END** Behavioral;

• In addition to signals in the entity declaration, can declare new signals in the architecture declarative part



26

VHDL for Modeling, Simulation and Synthesis of RT- and Gate-Level Descriptions
©2020 CINI, Zainalabedin Navabi

Entity

Entity

Declaration


Library

Declaration

Architecture

Body

Cybersecurity National Lab



A VHDL Description, a Hardware Entity - Enumeration Types

- Basic logic types are of the enumeration type
- Logic values are the enumeration elements

- bit: can take '0' or '1'
- bit vector: is a vector of bit values
- std logic: can take the value 'X', '0', '1', 'Z' and five others
- std_logic_vector: is a vector of std_logic values





Signals and Variables - Declaration

```
ARCHITECTURE two processes OF aCircuit IS
                       SIGNAL d : BIT;
Signal Declaration
                       SIGNAL dv : BIT VECTOR (7 DOWNTO 0);
                  BEGIN
                       p1: PROCESS (a, b, cv)
                           VARIABLE e : BIT;
                           VARIABLE ev : BIT VECTOR (7 DOWNTO 0);
                       BEGIN
                           -- Can see all of aCircuit, plus d, dv, e, and ev.
              10
                       END PROCESS;
              12
              13
                       p2: PROCESS (av, bv, c)
              14
                           VARIABLE f : BIT;
                           VARIABLE fv : BIT VECTOR (7 DOWNTO 0);
              15
              16
                       BEGIN
                           -- Can see all of aCircuit, plus d, dv, f, and fv.
              18
              19
                       END PROCESS;
              20
                  END ARCHITECTURE two processes;
```

- Declare signals, scalars and vectors in the architecture declarative part, no variables
- Temporary variables local to a process only within process declaration part





28

Signals and Variables - Declaration

28

```
ARCHITECTURE two processes OF aCircuit IS
                       SIGNAL d : BIT;
Signal Declaration
                       SIGNAL dv : BIT VECTOR (7 DOWNTO 0);
                  BEGIN
                       p1: PROCESS (a, b, cv)
                           VARIABLE e : BIT;
    Variable Declaration
                           VARIABLE ev : BIT VECTOR (7 DOWNTO 0);
                       BEGIN
                           -- Can see all of aCircuit, plus d, dv, e, and ev.
              10
                       END PROCESS;
                       p2: PROCESS (av. bv. c)
                           VARIABLE f : BIT;
    Variable Declaration
                           VARIABLE fv : BIT VECTOR (7)
              16
                           -- Can see all of aCircuit, plus d, dv, f, and fv.
              18
              19
                       END PROCESS;
              20
                  END ARCHITECTURE two processes;
```

- Declare signals, scalars and vectors in the architecture declarative part, no variables
- Temporary variables local to a process only within process declaration part



Signals and Variables - Assignment

- Variables can only be read or written in the processes they are declared
- Signals can be read or written in all architecture processes

```
ARCHITECTURE mixed processes assignments OF aCircuit IS
                  SIGNAL d : BIT;
                  SIGNAL dv : BIT VECTOR (7 DOWNTO 0);
              BEGIN
                  p1: PROCESS (a, b, cv)
                      VARIABLE e : BIT;
                      VARIABLE ev : BIT VECTOR (7 DOWNTO 0);
                  PEGIN — — — — —
Variable Assignment
                      IF (a = '1') THEN wv <= av; ELSE wv <= "1000111";
                      d <= e;
                  END PROCESS;
                  dv <= av XOR bv;
          16
                  w <= d AND a;
              END ARCHITECTURE mixed processes assignments;
```





Signals and Variables - Assignment

- Variables can only be read or written in the processes they are declared
- Signals can be read or written in all architecture processes

```
ARCHITECTURE mixed processes assignments OF aCircuit IS
                     SIGNAL d : BIT;
                     SIGNAL dv : BIT VECTOR (7 DOWNTO 0);
                 BEGIN
                     p1: PROCESS (a, b, cv)
                         VARIABLE e : BIT;
                         VARIABLE ev : BIT VECTOR (7 DOWNTO 0);
  Variable Assignment
    Signal Assignment
                         d <= e;
                     END PROCESS;
                   dv <= av XOR bv;
Signal Assignment
                    w <= d AND a;
                 END ARCHITECTURE mixed processes assignments;
```

