1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues



5- Memory

- ROM with Select
- ROM with Constant
- TEXTIO Package
- ROM with TEXTIO
- Register File





ROM with Select

• STD logic indexing

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    ENTITY rom16x8 IS
        PORT (address: IN std logic vector(3 DOWNTO 0);
               data: OUT std logic vector(7 DOWNTO 0));
    END ENTITY;
    ARCHITECTURE sel OF rom16x8 IS
   BEGIN
        WITH address SELECT
12
             data <= "111111011" WHEN "0000",
                     "00010010" WHEN "0001",
                     "10011011" WHEN "0010",
14
                     "10010011" WHEN "0011",
                     "01011011" WHEN "0100",
17
                     "00111010" WHEN "0101",
                     "11111011" WHEN "0110",
                     "00010010" WHEN "0111",
20
                     "10100011" WHEN "1000",
                     "10011010" WHEN "1001",
                     "01111011" WHEN "1010",
                     "00010010" WHEN "1011",
                     "10101001" WHEN "1100",
25
                     "00110110" WHEN "1101",
26
                     "11011011" WHEN "1110",
                     "01010010" WHEN "1111",
                     "XXXXXXXX" WHEN OTHERS;
```

END ARCHITECTURE sel;

- Describe a ROM as a simple decoder
- Indexing is done by std_logic, no integer correspondence

S. Menory






ROM with Constant

- Same ROM using constant
- Using variable class, not a signal class
- Integer indexing
- ROM array is an array indexed by integers
- Quartus synthesizer requires **signal** to synthesize to a ROM block

```
    Integer Indexing
```



• Can use TEXTIO for memory content initialization and dump







- The **standard** package is part of VHDL **STD** library
- TEXTIO package is also part of the **STD** library
- TEXTIO package handles types in the **standard** package

TEXTIO is a package of VHDL functions that read and write text files. To make the package visible: **USE std.textio.ALL**;


Data Types:

text => a file of character strings

line => one string from a text file












TEXTIO Package – file open

Opening files is done by FILE OPEN

```
FILE OPEN (fstatus, input logic value file1, "input.dat", READ MODE);
FILE OPEN (fstatus, output logic value file1, "output.dat", WRITE MODE);
FILE OPEN STATUS type may be included as the first parameter of the FILE_OPEN statement:
OPEN OK
STATUS ERROR
NAME ERROR
MODE ERROR
FILE CLOSE (input logic value file1);
 'ILE CLOSE (output logic value file1);
```



• Can use TEXTIO for memory content initialization and dump





TEXTIO Package - reading

- Performs a read line up to CR in a line
- Read a line up to CR
- Following a read line, READ data types of STD package from the buffer

READLINE (f, 1) -- reads a line of file f and places it in buffer l of type LINE

READ (1, \mathbf{v} , ...) -- reads a value v of its type form l

ENDFILE (f) -- returns TRUE if the end of file f is reached





• Writing using TEXTIO Open File **TEXTIO** Reading **TEXTIO Package** USE std.textio.ALL **TEXTIO** Writing Close File



🦒 Cybersecurity National Lab



TEXTIO Package - writing


- WRITE(), writes STD types in buffer *l*
- WRITELINE writes buffer *l* in a file, including CR and LF

```
WRITE (1, v, ...) -- writes the value v to LINE l
```

WRIELINE (f, 1) -- writes l to file f. Function









TEXTIO Package - close file

• Closing files is done by FILE CLOSE

```
FILE_OPEN (fstatus, input_logic_value_file1, "input.dat", READ_MODE);
FILE_OPEN (fstatus, output_logic_value_file1, "output.dat", WRITE_MODE);
.
.
.
.
FILE_CLOSE (input_logic_value_file1);
FILE_CLOSE (output_logic_value_file1);
```



Std_logic TEXTIO

• The IEEE.std_logic_textio.ALL. library overloads the definitions in TEXTIO for std logic and std logic vector types.

• Using STD_LOGIC_TEXTIO enables handling STD logic package types





ROM with TEXTIO

- A ROM model that initializes at time zero
- Initializing all memory locations to zero allows only locations of interest to be read from the file
- Use file contents to initialize memory
- Data can be in any order
- The initialization process suspends forever after the initialization file is read
- Line 44 reads from *std_logic_vector* type address location






ROM with TEXTIO

- A ROM model that initializes at time zero
- Initializing all memory locations to zero allows only locations of interest to be read from the file
- Use file contents to initialize memory
- Data can be in any order
- The initialization process suspends forever after the initialization file is read
- Line 44 reads from *std_logic_vector* type address location

```
LIBRARY IEEE;
    USE IEEE std logic 1164 AT.T.
    USE std 16 □BEGIN
    USE IEE 17
                     InitiateROM proc: PROCESS
    USE IEE 18
                         FILE
                                  fptr
                                                : text;
                         VARIABLE fstatus
                                               : file open status;
   ENTITY
        POR 21
                         VARIABLE file line
                                                : line;
                         VARIABLE var location : integer;
                         VARIABLE var space
                                               : character;
            24
                         VARIABLE var data
                                               : std logic vector (7 DOWNTO 0);
    END
                     BEGIN
                         FILE OPEN(fstatus, fptr, "myfile.txt", read mode);
   BARCHITE
14
        TYP
        SIG 28
                         FOR i IN 0 TO 15 LOOP
                             data(i) <= (OTHERS => '0');
16 BEGIN
                         END LOOP;
```




Location Data





ROM with TEXTIO

- A ROM model that initializes at time zero
- Initializing all memory locations to zero allows only locations of interest to be read from the file
- Use file contents to initialize memory
- Data can be in any order
- The initialization process suspends forever after the initialization file is read
- Line 44 reads from *std_logic_vector* type address location



Location Data



Register File

- A register file with *std_logic* logic data type
- *IEEE.numeric_std* is needed for conversion

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    USE IEEE.numeric std.ALL;
    ENTITY regFile IS
        PORT (
              clk: IN std logic;
              rst : IN std logic;
              we : IN std logic;
9
              address: IN std logic vector (2 DOWNTO 0);
11
              inData: IN std logic vector (15 DOWNTO 0);
              outData : OUT std logic vector (15 DOWNTO 0)
13
           );
14
    END regFile ;
16
   ARCHITECTURE behavioral OF regFile IS
17
        TYPE reg arr IS ARRAY (0 TO 7) OF std logic vector (15 DOWNTO 0);
        SIGNAL regArray : reg arr ;
19
   BEGIN
```



Register File

- A register file with *std_logic* logic data type
- *IEEE.numeric_std* is needed for conversion

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    USE IEEE.numeric std.ALL;
    ENTITY realis TC
         19 BEGIN
                 outData <= regArray(to integer(unsigned(address)));</pre>
         22
                 wrProc: PROCESS (clk)
 9
        23
                 BEGIN
                     IF (clk = '1' AND clk'EVENT) THEN
         24
11
                          IF (rst = '1') THEN
        26
                              regArray <= (OTHERS => (OTHERS => '0'));
13
                          ELSE
14
    END
                              IF (we = '1') THEN
                                  regArray(to integer(unsigned(address))) <= inData;</pre>
16
   ⊟ARC
                              END IF;
17
                          END IF;
                     END IF;
19 ∃BE€
                 END PROCESS;
        34
            END behavioral;
```



