VHDL for Modeling, Simulation and Synthesis of RT- and Gate-Level Descriptions Zainalabedin Navabi

VHDL per modellazione, simulazione e sintesi di descrizioni a livello di RT e Gate

Information

Zainalabedin Navabi

Professor of Electrical and Computer Engineering University of Tehran, Tehran IRAN

Worcester Polytechnic Institute, Worcester, MA USA

Emails:

navabi@ut.ac.ir


navabi@wpi.edu

Mob. +1-774-315-0915



Information

- Course materials **based on the book**: "Zainalabedin Navabi, "VHDL: Modular Design and Synthesis of Cores and Systems." McGraw Hill, 2007.
- Components used for illustrations and examples are chosen according to current technology trends.
- All **codes for hardware descriptions**, simulation models, and testbenches are made available to course participants.
- **Simulation and synthesis** of designs have been performed on ModelSim and Intel's Quartus.
- Course name for short: "RTL VHDL, MSS"
- Video file format "RTL VHDL, MSS #a.mp4"



Zainalabedin Navabi, "VHDL: Modular Design and Synthesis of Cores and Systems." McGraw Hill, 2007.

License & Disclaimer

License Information

This presentation is licensed under the Creative Commons BY-NC License



To view a copy of the license, visit:

http://creativecommons.org/licenses/by-nc/3.0/legalcode

Disclaimer

- We disclaim any warranties or representations as to the accuracy or completeness of this material.
- Materials are provided "as is" without warranty of any kind, either express or implied, including without limitation, warranties of merchantability, fitness for a particular purpose, and noninfringement.
- Under no circumstances shall we be liable for any loss, damage, liability or expense incurred or suffered which is claimed to have resulted from use of this material.





1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues

8- RTL Cores



