

Topic 4

Processor Architectures

Zain Navabi

D2


Course Roadmap

	Topic 1	Topic2	Topic 3	Topic 4
Goals	A Processing System <div>Embedded System Introduction</div>	Memory Model <div>Peripheral Hardware</div>	Processor Devices	Processor Architecture <div>Show Case ISA</div>
Contents	<div> <ul style="list-style-type: none"> •CPU •Instructions •Memory-Map •Memory •I/O device </div> <div> <p>Introduction to processor-based system, general concepts and different components of the system</p> </div>	<div> <p>Different memory structures Memory mapping in the bussing and devices' communications.</p> </div> <div> <ul style="list-style-type: none"> •SDRAM •ROM •SRAM </div>	<div> <ul style="list-style-type: none"> • Address Logic • Data Registers • Handshaking • Interrupt </div>	<div> <ul style="list-style-type: none"> • SAYAC Instructions • Datapath Design • Controller Design • Simulation and FPGA Synthesis </div> <div> <p>A sample processor named SAYAC. Processor internal architecture starting form the processor instruction set and coming down to the all RTL components of the processor datapath and controller.</p> </div>

Processor Architecture

Learning Outcomes:

- Processor – Memory interface
- Instruction Execution Flow
- Processor Registers
- Instruction Format and Addressing Modes
- SAYAC Instructions
- Design of SAYAC
- Datapath and Controller
- Description in VHDL
- Memory Model and Testbench



Simple
Architecture
yet
Simple Circuit

Processor Architecture

Outline:


- **Processor and Memory Model**
 - Processor Model Specification
 - Instruction Execution Cycle
 - Processor Registers
 - Instruction Format
 - SAYAC Instructions
- Design of SAYAC
 - SAYAC Datapath and Instruction flow
 - Controller
 - Datapath VHDL Description
 - Control Signals
 - Components of Datapath
 - Bussing
 - Controller VHDL Description
 - Putting SAYAC Together
 - Memory Model
 - Instruction execution and Testing
 - Conclusions



Processor and Memory Model

Von Neumann Process Model

- A memory, containing instructions and data
- A data unit, for performing arithmetic and logical operations
- A control unit, for interpreting instructions






Processor Architecture

Outline:

- Processor and Memory Model
- **Processor Model Specification**
- Instruction Execution Cycle
- Processor Registers
- Instruction Format
- SAYAC Instructions

Processor Model Specification



Simple **A**rchitecture **Y**et **A**mple **C**ircuitry




Processor Architecture

Outline:

- Processor and Memory Model
- Processor Model Specification
- **Instruction Execution Cycle**
- Processor Registers
- Instruction Format
- SAYAC Instructions
- Design of SAYAC

Instruction Execution Cycle






Processor Architecture

Outline:

- Processor and Memory Model
- Processor Model Specification
- Instruction Execution Cycle
- **Processor Registers**
- Instruction Format
- SAYAC Instructions
- Design of SAYAC


SAYAC Architecture



Processor Registers


General purpose registers
containing operands

Contains the instruction
being executed



Contains next
instruction address

Shadow, Flags, and Interrupt and Exception






Processor Architecture

Outline:

- Processor and Memory Model
- Processor Model Specification
- Instruction Execution Cycle
- Processor Registers
- **Instruction Format**
- SAYAC Instructions



Instruction Format

Instruction Classes:

- Data Transfer Instructions
- Arithmetic / Logical Instructions
- Control Flow Instructions

Instruction	Notation
LDR	.rd. <= [.rs1.] .rd. <= { .rs1. }
STR	[.rd.] <= .rs1. { .rd. } <= .rs1
JMR	PC <= PC + .rs1. .rd. <= PC + 1 if s = 1
JMI	PC <= PC + "imm" .rd. <= PC + 1
ANR	.rd. <= .rs1. AND .rs2.
ANI	.rd. <= .rd. AND USE"imm"
MSI	.rd. <= SE"imm"
MHL	.rd. [15:8] <= "imm"
SIR	.rd. <= .rs1. LS± .rs2.
SAR	.rd. <= .rs1. AS± .rs2.
ADR	.rd. <= .rs1. + .rs2.
SUR	.rd. <= .rs1. - .rs2.
ADI	.rd. <= .rd. + SE"imm"
SUI	.rd. <= .rd. - SE"imm"
MUL	.rd. <= .rs1. x .rs2. 'LSB .rd+1. <= .rs1. x .rs2. 'MSB
DIV	.rd. <= .rs1. ÷ .rs2. 'Quo .rd+1. <= .rs1. ÷ .rs2. 'Rem
CMR	flags <= Cmp(.rs1. , .rd.)
CMI	flags <= Cmp(.rd. , SE"imm")
BRC	PC <= .rd. if flag
BRR	PC <= PC + .rd. if flag
SHI	.rd. <= .rd. LS± "shim" .rd. <= .rd. AS+ "shim"
NTR	.rd. <= 1sComp(.rs1.) .rd. <= 2sComp(.rs1.)
NTD	.rd. <= 1sComp(.rd.) .rd. <= 2sComp(.rd.)

*rs1.
← 16 bit
of register
limited
by 4 bit
rs2*

Nomenclature:

.rsd. → R_i content pointed by rsd

[adr] → Memory addressed by adr

{ loc } → IO device addressed by loc


SE"imm, USE"imm" → Signed, Unsigned Extension of "imm"

Instruction Format

Addressing Modes (In General)

- 1- Direct Addressing
- 2- Indirect Addressing
- 3- Register Addressing
- 4- Register Indirect Addressing

No or less Memory Access
Faster Execution
Limited Address Space




Instruction Format

Addressing Modes (In General)

5- PC Relative Addressing


6- Immediate Addressing



Instruction Format

Instruction Types:

- R-Type Instruction
 - Contains registers for operands and addressing
- I-Type Instruction
 - Contains an immediate value embedded within the instruction word




For instructions with alternatives opcode can be extended up-to 8 bits


Instruction Format

Instruction Types:

- R-Type Instruction
 - Two-operand instructions :






- One-operand instructions :



Instruction Format

Instruction Types:

- I-Type Instruction



Arithmetic Type

Control Type






Processor Registers

Outline:

- Processor and Memory Model
- Processor Model Specification
- Instruction Execution Cycle
- Processor Registers
- Instruction Format
- **SAYAC Instructions**
 - **Basic**
 - **Shadow**


SAYAC Instructions - Basic

[15:12]	[11:10]	[9]	[8]	[7:4]	[3:0]	Instruction	Notation
0000	Reserved						
0001	Reserved						
0010	00	0		rs1	rd	LDR	$R_f(rd) \leq \text{MEM}(R_f(rs1))$
		1					$R_f(rd) \leq \text{IO}(R_f(rs1))$
	01	0		rs1	rd	STR	$\text{MEM}(R_f(rd)) \leq R_f(rs1)$
		1					$\text{IO}(R_f(rd)) \leq R_f(rs1)$
	10	s		rs1	rd	JMR	$\text{PC} \leq \text{PC} + R_f(rs1)$ $R_f(rd) \leq \text{PC} + 1, \text{IF } s=1$
	11			imm	rd	JMI	$\text{PC} \leq \text{PC} + \text{"imm"}$ $R_f(rd) \leq \text{PC} + 1$



SAYAC Instructions - Basic

[15:12]	[11:8]	[7:4]	[3:0]	Instruction	Notation
0011	rs2	rs1	rd	ANR	$R_f(rd) \leq R_f(rs1) \text{ AND } R_f(rs2)$
0100	imm		rd	ANI	$R_f(rd) \leq R_f(rd) \text{ AND USE"imm"}$
0101	imm		rd	MSI	$R_f(rd) \leq \text{SE"imm"}$
0110	imm		rd	MHI	$R_f(rd) \text{ 'MSB} \leq \text{"imm"}$
0111	rs2	rs1	rd	SLR	$R_f(rd) \leq R_f(rs1) \text{ LS} \pm R_f(rs2)$
1000	rs2	rs1	rd	SAR	$R_f(rd) \leq R_f(rs1) \text{ AS} \pm R_f(rs2)$
1001	rs2	rs1	rd	ADR	$R_f(rd) \leq R_f(rs1) + R_f(rs2)$ ✓
1010	rs2	rs1	rd	SUR	$R_f(rd) \leq R_f(rs1) - R_f(rs2)$ ✓
1011	imm		rd	ADI	$R_f(rd) \leq R_f(rd) + \text{SE"imm"}$ ✓
1100	imm		rd	SUI	$R_f(rd) \leq R_f(rd) - \text{SE"imm"}$ ✓
1101	rs2	rs1	rd	MUL	$R_f(rd) \leq R_f(rs1) \times R_f(rs2)$ 'LSB $R_f(rd+1) \leq R_f(rs1) \times R_f(rs2)$ 'MSB
1110	rs2	rs1	rd	DIV	$R_f(rd) \leq R_f(rs1) \div R_f(rs2)$ 'Quo $R_f(rd+1) \leq R_f(rs1) \div R_f(rs2)$ 'Rem





SAYAC Instructions - Basic ✓

ixgl


[15:12]	[11:10]	[9]	[8]	[7:4]	[3:0]	Instruction	Notation
1111	00	0		rs1	rd	CMR	flags <= Cmp(R _f (rs1), R _f (rd))
		1		imm	rd	CMI	flags <= Cmp(R _f (rd), SE"imm")
	01	0	flag interpretation bits		rd	BRC	PC <= R _f (rd), IF flag
		1	flag interpretation bits		rd	BRR	PC <= PC + R _f (rd), IF flag
	10	0	shim		rd	SHI	R _f (rd) <= R _f (rd) LS± "shim"
		1	shim		rd		R _f (rd) <= R _f (rd) AS± "shim"
	11	0	0	rs1	rd	NTR	R _f (rd) <= 1sComp(R _f (rs1))
			1				R _f (rd) <= 2sComp(R _f (rs1))
		1	0		rd	NTD	R _f (rd) <= 1sComp(R _f (rd))
			1				R _f (rd) <= 2sComp(R _f (rd))

SAYAC Instructions - Shadow




Shadow [7:0] which is IR[15:8]

SAYAC Instructions

[15:12]	[11:10]	[9]	[8]	[7:4]	[3:0]	Instruc tion	Notation
0000	Reserved						
0001	Reserved						
0010	00	0		rs1	rd	LDR	Rf(rd) <= MEM(Rf(rs1))
		1					Rf(rd) <= IO(Rf(rs1))
	01	0		rs1	rd	STR	MEM(Rf(rd)) <= Rf(rs1)
		1					IO(Rf(rd)) <= Rf(rs1)
	10	s		rs1	rd	JMR	PC <= PC + Rf(rs1) Rf(rd) <= PC + 1, IF s=1
	11	imm			rd	JMI	PC <= PC + “imm” Rf(rd) <= PC + 1


7 6 5 4 3 2 1 0



Shadow [7:0] which is IR[15:8]

SAYAC Instructions - Shadow

	[15:12]	[11:8]	[7:4]	[3:0]	Instruction	Notation
	0011	rs2	rs1	rd	ANR	$R_f(rd) \leq R_f(rs1) \text{ AND } R_f(rs2)$
7 1	0100	imm	rs1	rd	ANI	$R_f(rd) \leq R_f(rs1) \text{ AND USE "imm"}$
6 1	0101	imm		rd	MSI	$R_f(rd) \leq \text{SE "imm"}$
	0110	imm		rd	MHI	$R_f(rd) \text{ 'MSB } \leq \text{"imm"}$
	0111	rs2	rs1	rd	SLR	$R_f(rd) \leq R_f(rs1) \text{ LS}_{\pm} R_f(rs2)$
	1000	rs2	rs1	rd	SAR	$R_f(rd) \leq R_f(rs1) \text{ AS}_{\pm} R_f(rs2)$
	1001	rs2	rs1	rd	ADR	$R_f(rd) \leq R_f(rs1) + R_f(rs2)$
	1010	rs2	rs1	rd	SUR	$R_f(rd) \leq R_f(rs1) - R_f(rs2)$
7 1	1011	imm	rs1	rd	ADI	$R_f(rd) \leq R_f(rs1) + \text{SE "imm"}$
7 1	1100	imm	rs1	rd	SUI	$R_f(rd) \leq R_f(rs1) - \text{SE "imm"}$
5 1	1101	rs2	rs1	rd	MUL	$R_f(rd) \leq R_f(rs1) \times R_f(rs2)$ 'LSB $R_f(rd+1) \leq R_f(rs1) \times R_f(rs2)$ 'MSB
4 1	1110	rs2	rs1	rd	DIV	$R_f(rd) \leq R_f(rs1) \div R_f(rs2)$ 'Quo $R_f(rd+1) \leq R_f(rs1) \div R_f(rs2)$ 'Rem



Shadow [7:0] which is IR[15:8]

Flip extended bits


Right-most bits only

Signed Mul Div

Quotient only

SAYAC Instructions - Shadow

[15:12]	[11:10]	[9]	[8]	[7:4]	[3:0]	Instru ction	Notation
1111	00	0		rs1	rd	CMR	flags <= Cmp(R _f (rs1), R _f (rd))
		1		imm	rd	CMI	flags <= Cmp(R _f (rd), SE"imm")
	01	0	flag interpretation bits		rd	BRC	PC <= R _f (rd), IF flag
		1	flag interpretation bits		rd	BRR	PC <= PC + R _f (rd), IF flag
	10	0	shim		rd	SHI	R _f (rd) <= R _f (rd) LS± "shim"
		1	shim		rd		R _f (rd) <= R _f (rd) AS± "shim"
	11	0	0	rs1	rd	NTR	R _f (rd) <= 1sComp(R _f (rs1))
			1				R _f (rd) <= 2sComp(R _f (rs1))
		1	0		rd	NTD	R _f (rd) <= 1sComp(R _f (rd))
			1				R _f (rd) <= 2sComp(R _f (rd))



Shadow [7:0] which is IR[15:8]

Signed Compare




Processor Architecture

Outline:

- Processor and Memory Model
- Processor Model Specification
- Instruction Execution Cycle
- Processor Registers
- Instruction Format
- SAYAC Instructions ✓

- **SAYAC Hardware Implementation**
 - SAYAC Datapath and Instruction flow
 - Controller
 - Datapath VHDL Description
 - Control Signals
 - Components of Datapath
 - Bussing
 - Controller VHDL Description
 - Putting SAYAC Together
 - Memory Model
 - Instruction execution and Testing
 - Conclusions




SAYAC Hardware Implementation

Outline:

- Processor and Memory Model
- Processor Model Specification
- Instruction Execution Cycle
- Processor Registers
- Instruction Format
- SAYAC Instructions
- **SAYAC Hardware Implementation**
 - **SAYAC Datapath and Instruction flow**
 - Controller
 - Datapath VHDL Description
 - Control Signals
 - Components of Datapath
 - Bussing
 - Controller VHDL Description
 - Putting SAYAC Together
 - Memory Model
 - Instruction execution and Testing
 - Conclusions

SAYAC Hardware Implementation




Instruction	Notation
LDR	$.rd \leftarrow [rs1.]$ $.rd \leftarrow \{rs1.\}$
STR	$[rd.] \leftarrow rs1.$ $\{rd\} \leftarrow rs1$
JMR	$PC \leftarrow PC + .rs1.$ $.rd \leftarrow PC + 1$ if $s = 1$
JMI	$PC \leftarrow PC + "imm"$ $.rd \leftarrow PC + 1$
ANR	$.rd \leftarrow .rs1. \text{ AND } .rs2.$
ANI	$.rd \leftarrow .rd. \text{ AND } USE"imm"$
MSI	$.rd \leftarrow SE"imm"$
MHL	$.rd[15:8] \leftarrow "imm"$
SIR	$.rd \leftarrow .rs1. \text{ LS}_{\pm} .rs2.$
SAR	$.rd \leftarrow .rs1. \text{ AS}_{\pm} .rs2.$
ADR	$.rd \leftarrow .rs1. + .rs2.$
SUR	$.rd \leftarrow .rs1. - .rs2.$
ADI	$.rd \leftarrow .rd. + SE"imm"$
SUI	$.rd \leftarrow .rd. - SE"imm"$
MUL	$.rd \leftarrow .rs1. \times .rs2.$ 'LSB $.rd+1 \leftarrow .rs1. \times .rs2.$ 'MSB
DIV	$.rd \leftarrow .rs1. \div .rs2.$ 'Quo $.rd+1 \leftarrow .rs1. \div .rs2.$ 'Rem
CMR	$flags \leftarrow Cmp(.rs1., .rd.)$
CMI	$flags \leftarrow Cmp(.rd., SE"imm")$
BRC	$PC \leftarrow .rd.$ if flag
BRR	$PC \leftarrow PC + .rd.$ if flag
SHI	$.rd \leftarrow .rd. \text{ LS}_{\pm} "shim"$ $.rd \leftarrow .rd. \text{ AS}_{\pm} "shim"$
NTR	$.rd \leftarrow 1sComp(.rs1.)$ $.rd \leftarrow 2sComp(.rs1.)$
NTD	$.rd \leftarrow 1sComp(.rd.)$ $.rd \leftarrow 2sComp(.rd.)$

Nomenclature:

- $.rsd \rightarrow R_i$ content pointed by rsd
- $[adr] \rightarrow$ Memory addressed by adr
- $\{loc\} \rightarrow$ IO device addressed by loc
- $SE"imm, USE"imm \rightarrow$ Signed, Unsigned Extension of "imm"

SAYAC Hardware Implementation




startMDU
selp1_PCP
selimm_PCP
selPCadd_PC
selPC1_PC
seldataBus_TRF
selPC1_TRF
selLLU_TRF
selSHU_TRF
selASU_TRF
selMDU1_TRF
selMDU2_TRF
selp2_SHU
selshim_SHU
selp2_ASU
selimm_ASU
selrs1_TRF
selrd1_TRF
selrs2_TRF
selrd2_TRF
selrd0_TRF
selrd1_TRF
selPC_MEM
selADR_MEM

SE6bits
USE8bits
SE8bits
SE5bits
p1Lowbits

ldIR
ldPC
ldADR
ldMDU1
ldMDU2

writeRegFile
arithADD
arithSUB
arithMUL
arithDIV

driveDataBus




Instruction	Notation
LDR	.rd. <= [.rs1.] .rd. <= { .rs1. }
STR	[.rd.] <= .rs1. { .rd. } <= .rs1.
JMR	PC <= PC + .rs1. .rd. <= PC + 1 if s = 1
JMI	PC <= PC + "imm" .rd. <= PC + 1
ANR	.rd. <= .rs1. AND .rs2.
ANI	.rd. <= .rd. AND USE"imm"
MSI	.rd. <= SE"imm"
MHL	.rd. [15:8] <= "imm"
SIR	.rd. <= .rs1. LS± .rs2.
SAR	.rd. <= .rs1. AS± .rs2.
ADR	.rd. <= .rs1. + .rs2.
SUR	.rd. <= .rs1. - .rs2.
ADI	.rd. <= .rd. + SE"imm"
SUI	.rd. <= .rd. - SE"imm"
MUL	.rd. <= .rs1. × .rs2. 'LSB .rd+1. <= .rs1. × .rs2. 'MSB
DIV	.rd. <= .rs1. ÷ .rs2. 'Quo .rd+1. <= .rs1. ÷ .rs2. 'Rem
CMR	flags <= Cmp(.rs1. , .rd.)
CMI	flags <= Cmp(.rd. , SE"imm")
BRC	PC <= .rd. if flag
BRR	PC <= PC + .rd. if flag
SHI	.rd. <= .rd. LS± "shim" .rd. <= .rd. AS± "shim"
NTR	.rd. <= 1sComp(.rs1.) .rd. <= 2sComp(.rs1.)
NTD	.rd. <= 1sComp(.rd.) .rd. <= 2sComp(.rd.)

Nomenclature:
rsd. → R_i content pointed by rsd
[adr] → Memory addressed by adr
{ loc } → IO device addressed by loc
SE"imm. USE"imm" → Signed, Unsigned Extension of "imm"
addrBus

lt
eq
gt

readMEM
writeMEM
readIO
writeIO
readyMEM
readyMDU

SAYAC Hardware Implementation



startMDU
selp1_PCP
selimm_PCP
selPCadd_PC
selPC1_PCP
seldataBus_TRF
selPC1_TRF
selLLU_TRF
selSHU_TRF
selASU_TRF
selMDU1_TRF
selMDU2_TRF
selp2_SHU
selshim_SHU
selp2_ASU
selimm_ASU
selrs1_TRF
selrd1_TRF
selrs2_TRF
selrd2_TRF
selrd0_TRF
selrd1_TRF
selPC_MEM
selADR_MEM


SE6bits
USE8bits
SE8bits
SE5bits
p1Lowbits

IdIR
IdPC
IdADR
IdMDU1
IdMDU2


writeRegFile

arithADD
arithSUB
arithMUL
arithDIV


driveDataBus



selPC_MEM
IdIR



SAYAC Hardware Implementation



startMDU
selp1_PCP
selimm_PCP
selPCadd_PC
selPC1_PC
seldataBus_TRF
selPC1_TRF
selLLU_TRF
selSHU_TRF
selASU_TRF
selMDU1_TRF
selMDU2_TRF
selp2_SHU
selshim_SHU
selp2_ASU
selimm_ASU
selrs1_TRF
selrd1_TRF
selrs2_TRF
selrd2_TRF
selrd0_TRF
selrd1_TRF
selPC_MEM
selADR_MEM


SE6bits
USE8bits
SE8bits
SE5bits
p1Lowbits

ldIR
ldPC
ldADR
ldMDU1
ldMDU2

writeRegFile

arithADD
arithSUB
arithMUL
arithDIV

driveDataBus



selrd_I_TRF

selpl_PCP

ldADR

Clk  

selADR_MEM

selrsI_TRF

driveDataBus

writelO/MEM

selPC1_PC

ldPC

lt

eq

gt

readMEM


writeMEM


readIO

writelO


readyMEM

readyMDU












SAYAC Hardware Implementation



SE8bits
selrd0_TRF
selIMM_TRF
writeRegFile
selPC1_PC
IdPC

SAYAC Hardware Implementation




startMDU
selp1_PCP
selimm_PCP
selPCadd_PC
selPC1_PC
seldataBus_TRF
selPC1_TRF
selLLU_TRF
selSHU_TRF
selASU_TRF
selMDU1_TRF
selMDU2_TRF
selp2_SHU
selshim_SHU
selp2_ASU
selimm_ASU
selrs1_TRF
selrs2_TRF
selrd1_TRF
selrd2_TRF
selrd0_TRF
selrd1_TRF
selPC_MEM
selADR_MEM

SE6bits
USE8bits
SE8bits
SE5bits
p1Lowbits


ldIR
ldPC
ldADR
ldMDU1
ldMDU2

writeRegFile
arithADD
arithSUB
arithMUL
arithDIV


driveDataBus




selrd1_TRF
p1Lowbits
selrd0_TRF
selimm_TRF
writeRegFile
selPC1_PC
ldPC











SAYAC Hardware Implementation





Timing diagram for the readMEM signal. The signal is active (low) during several clock cycles. The diagram shows the relationship between the readMEM signal and various internal processor events.

Signal / Event	Active Period (Approximate Clock Cycles)
selrs1_TRF	Cycle 1
selrs2_TRF	Cycle 2
startMDU	Cycle 3
arithMUL/DIV	Cycle 4
ldMDUI	Cycle 5
Clk	Continuous
selrd0_TRF	Cycle 6
selMDUI_TRF	Cycle 7
writeRegFile	Cycle 8
ldMDU2	Cycle 9
Clk	Continuous
selrd1_TRF	Cycle 10
selMDU2_TRF	Cycle 11
writeRegFile	Cycle 12
selPCI_PC	Cycle 13
ldPC	Cycle 14



Legend:

- readMEM
- writeMEM
- readIO
- writelO
- readyMEM
- readyMDU


SAYAC Hardware Implementation



SAYAC Hardware Implementation



SAYAC Hardware Implementation



startMDU
selp1_PCP
selimm_PCP
selPCadd_PC
selPC1_PC
seldataBus_TRF
selPC1_TRF
selLLU_TRF
selSHU_TRF
selASU_TRF
selMDU1_TRF
selMDU2_TRF
selp2_SHU
selshim_SHU
selp2_ASU
selimm_ASU
selrs1_TRF
selrd1_TRF
selrs2_TRF
selrd2_TRF
selrd0_TRF
selrd1_TRF
selPC_MEM
selADR_MEM


SE6bits
USE8bits
SE8bits
SE5bits
p1Lowbits

ldIR
ldPC
ldADR
ldMDU1
ldMDU2


writeRegFile


driveDataBus

arithADD
arithSUB
arithMUL
arithDIV




selrd1_TRF
selp1_PC
ldPC



[illegible]

SAYAC Hardware Implementation




startMDU
selp1_PCP
selimm_PCP
selPCadd_PC
selPC1_PCP
seldataBus_TRF
selPC1_TRF
selLLU_TRF
selSHU_TRF
selASU_TRF
selMDU1_TRF
selMDU2_TRF
selp2_SHU
selshim_SHU
selp2_ASU
selimm_ASU
selrs1_TRF
selrd1_TRF
selrs2_TRF
selrd2_TRF
selrd0_TRF
selrd1_TRF
selPC_MEM
selADR_MEM

SE6bits
USE8bits
SE8bits
SE5bits
p1Lowbits

ldIR
ldPC
ldADR
ldMDU1
ldMDU2

writeRegFile
arithADD
arithSUB
arithMUL
arithDIV

driveDataBus




selrs1_TRF
ones/twoscomp
selrd0_TRF
selLLU_TRF
writeRegFile
selPC1_PC
ldPC


dataBus

addrBus

lt
eq
gt

readMEM
writeMEM
readIO
writeIO
readyMEM
readyMDU





SAYAC Hardware Implementation

Outline:

- Processor and Memory Model
- Processor Model Specification
- Instruction Execution Cycle
- Processor Registers
- Instruction Format
- SAYAC Instructions
- **SAYAC Hardware Implementation**
 - SAYAC Datapath and Instruction flow
 - **Controller**
 - Datapath VHDL Description
 - Control Signals
 - Components of Datapath
 - Bussing
 - Controller VHDL Description
 - Putting SAYAC Together
 - Memory Model
 - Instruction execution and Testing
 - Conclusions

Conclusion

In this topic we have covered:

