1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues




6- Writing Testbenches

- Testbench
- Simulation environment
- Writing a testbench
- Simulation waveform





Testbench





• A **testbench** is an environment used to verify the correctness or soundness of a design or model.

cini Cybersecurity National Lab

Simulation Environment

- Testbench writing is a involved process
- We suggest several methods of test data generation





A Testbench consists of

- Consider UUT as your hierarchical design
- Testbench provides data to UUT from various sources
- A testbench can also be responsible for verifying the results

- **A.** Unit Under Test (UUT): instantiate one or more UUT's
- **B.** Stimulus of UUT inputs: from arrays, from files, ...





Testbench

- As an example let's test our 4-bit counter
- The top level *te_counter* entity is the testbench

Design Under Test

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
    USE IEEE.STD LOGIC UNSIGNED.ALL;
    ENTITY counter4 IS
        PORT (reset, clk : IN std logic;
              count : OUT std logic vector (3 DOWNTO 0));
    END ENTITY;
   ARCHITECTURE procedural OF counter4 IS
        SIGNAL cnt req : std logic vector (3 DOWNTO 0);
   BEGIN
        PROCESS (clk)
14
        BEGIN
            IF (clk = '1' AND clk'EVENT) THEN
16
                IF (reset='1') THEN
                     cnt req <="0000";
                ELSE
                     cnt req <= cnt req + "0001";</pre>
                 END IF;
             END IF:
        END PROCESS;
        count <= cnt reg;
    END ARCHITECTURE procedural;
```

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY te counter IS
END te counter;
ARCHITECTURE behavior OF te counter IS
    -- Component Declaration for the Unit Under Test (UUT)
    SIGNAL reset : std logic := '0';
    SIGNAL clk : std logic := '0';
    SIGNAL count : std logic vector (3 DOWNTO 0);
    -- Clock period definitions
    CONSTANT clk period : time := 10 ns;
    -- Instantiate the Unit Under Test (UUT)
    uut: ENTITY WORK.counter4 PORT MAP (reset => reset, clk => clk, count => count);
    -- Clock process definitions
    clk process : PROCESS
        clk <= '0';
        WAIT FOR clk period/2;
        clk <= '1';
        WAIT FOR clk period/2;
    -- Stimulus process
    stim proc: PROCESS
    BEGIN
        -- hold reset state for 30 ns.
        reset <= '0';
        WAIT FOR 30 ns:
        reset <= '1';
        WAIT FOR 30 ns;
        reset <= '0';
        -- insert stimulus here
        WAIT;
    END PROCESS:
                                                                                Cybersecurity National Lab
```

CvberChallenae.IT

Writing a Testbench

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

ENTITY te_counter IS
END te_counter;

ARCHITECTURE behavior OF te_counter IS

-- Component Declaration for the Unit Under Test (UUT)

--Inputs
SIGNAL reset : std_logic := '0';
SIGNAL clk : std_logic := '0';

SIGNAL count : std_logic := '0';

--Outputs
SIGNAL count : std_logic_vector(3 DOWNTO 0);


-- Clock period definitions
CONSTANT clk_period : time := 10 ns;
```

- Follow template presented here for doing your testbenches
- It is easiest to use sequential coding, thus a process statement for test data
- **WAIT FOR** waits for a given time
- **WAIT**; waits forever


- A. No external inputs/outputs for the testbench entity
- B. All test signals are generated within the testbench
- C. Instantiate the Design Under Test (DUT) in the testbench
- D. Generate and apply stimuli to the DUT
 - a. Generate clocks (process)
 - b. Create sequence of signal changes (process)
 - i. Specify delays between signal changes
 - ii. May also wait for designated signal events



Writing a Testbench




Writing a Testbench



Simulation Waveform

• What shows on a logic analyzer or scope is shown in a wave window







Simulation Waveform

• What shows on a logic analyzer or scope is shown in a wave window







