

Hardware Trojans

Paolo PRINETTO

Director

CINI Cybersecurity National
Laboratory

Paolo.Prinetto@polito.it

Mob. +39 335 227529



CYBER
CHALLENGE.IT



CYBERSECURITY
NATIONAL
LABORATORY

<https://cybersecnatlab.it>

License & Disclaimer

2

License Information

This presentation is licensed under the
Creative Commons BY-NC License



To view a copy of the license, visit:

<http://creativecommons.org/licenses/by-nc/3.0/legalcode>

Disclaimer

- We disclaim any warranties or representations as to the accuracy or completeness of this material.
- Materials are provided “as is” without warranty of any kind, either express or implied, including without limitation, warranties of merchantability, fitness for a particular purpose, and non-infringement.
- Under no circumstances shall we be liable for any loss, damage, liability or expense incurred or suffered which is claimed to have resulted from use of this material.

Prerequisites

3

➤ Lectures:

- *HS_1.1 - The role of Hardware in Security*
- *HS_1.2 - Hardware Vulnerabilities*

Acknowledgments

➤ The presentation includes material from

- Giorgio DI NATALE
- Nicolò MAUNERO
- Gianluca ROASCIO

whose valuable contribution is here acknowledged and highly appreciated.

Goals

5

- Presenting an overview on the threat that Hardware Trojan pose today, providing a proper taxonomy.

Outline

6

- Introduction
- Trojans Taxonomy
- Trojans Detection

Outline

7

- Introduction
- Trojans Taxonomy
- Trojans Detection

Hardware Vulnerabilities

```
graph TD; HV[Hardware Vulnerabilities] --> Nature[Nature]; HV --> Source[Source]; HV --> Abstraction[Abstraction level]; Nature --> Unintentional[Unintentional]; Nature --> Intentional[Intentional]; Unintentional --> Bugs[Bugs]; Unintentional --> Flaws[Flaws]; Intentional --> Backdoors[Backdoors]; Source --> Specifications[Specifications]; Source --> DesignChoices[Design choices]; DesignChoices --> ArchitecturalLevel[Architectural level]; DesignChoices --> TestInfrastructures[Test Infrastructures]; Source --> UsedEDA[Used EDA environments]; Source --> AdoptedTechnologies[Adopted technologies]; AdoptedTechnologies --> SideChannelEffects[Side-Channel Effects]; Abstraction --> System[System]; Abstraction --> Architecture[Architecture]; Abstraction --> ChipDevice[Chip/Device]; Abstraction --> IPcore[IP core];
```

Nature

Unintentional

Bugs

Flaws

Intentional

Backdoors

Source

Specifications

Design choices

Architectural level

Test Infrastructures

Used EDA environments

Adopted technologies

Side-Channel Effects

Abstraction level


System

Architecture

Chip/Device

IP core


Intentional Vulnerabilities



- A vulnerability inserted intentionally inside a hardware device can be referred to as a *backdoor*, as the person who inserts them wants to guarantee her/himself (or someone else) the possibility of a later access or use that is *outside* the set of intended use cases.

Trojan Horse

10




Trojan Horse

11



TIMEO DANAOS
ET DONA FERENTES

Hardware Trojan




12

- A rogue piece of circuitry fraudulently inserted during the design or production phase, which can carry out unauthorized actions when its *triggering conditions* are satisfied.



Hardware Trojan



Trigger

- The activation mechanism of the Trojan (e.g., always on, input condition, ...)

Payload

- The harmful effect of Trojan activation (e.g., alter functionality, DoS, destruction, ...)

Outline


14

- Introduction
- **Trojans Taxonomy**
- Trojans Detection


Hardware Trojan Taxonomy

- HW Trojans can be clustered according to several criteria:
 - When the Trojan is inserted
 - Where the Trojan is inserted
 - How the Trojan can be activated
 - Which effects the Trojan may have

Hardware Trojan Taxonomy




Hardware Trojan Taxonomy



Design & Production Phase

18



Design & Production Phase

19

➤ Design

- Malicious IP core used during the design phase
- Malicious design tools
- Malicious designer

➤ Fabrication


- Modification in the mask geometry and layout
- Alteration in the chemical composition

➤ Test


- A Trojan can be either inserted or hidden if already present
- Untrusted Test Facilities can hide the detection of a Trojan

➤ Assembly

- Improper termination
- Improper shielding against phenomena such as electromagnetic interference



Hardware Trojan Taxonomy



Abstraction Level

21

➤ *System Level*

- Alteration in the interconnections
- Modification of communication protocols
- Alteration of hardware modules
- Exploitation of *active probes* for eavesdropping

Caveat

22

- Not ALL hardware trojans are exploited by cyber-criminals !!
- Law enforcement agencies are extensively resorting to them

Probes for active eavesdropping

23

- Active interceptions are mainly conducted via active network probes, i.e., network devices that can be interposed on the user's communication channel and that, in addition to intercepting traffic, can (under specific circumstances) interact with the user pretending to be the recipient.
- This is done in order, for example, to exchange false authentication certificates or to alter the data flow appropriately.

Abstraction Level

24

➤ *System Level*

➤ *Architectural Level*

- The ISA (Instruction Set Architecture) of a processor can include undocumented Machine Instructions, introduced:
 - Fraudulently to enable, for instance, privilege escalations
 - For debugging purposes and then not removed in the final version

Abstraction Level

25

- *System Level*
 - *Architectural Level*
 - *RT Level*
- An attacker can more easily gain info about the hardware structure and functionality


Abstraction Level

26

- *System Level*
 - *Architectural Level*
 - *RT Level*
 - *Netlist Level*
- Logic gates and flip-flops are added in order to modify or inhibit some of the device functionalities



Netlist Level Trojan

- Circuit without the Trojan



Netlist Level Trojan

- Circuit with the Trojan




Abstraction Level

29

- *System Level*
 - *Architectural Level*
 - *RT Level*
 - *Netlist Level*
 - *Transistor Level*
- Resizing or deletion of existing transistors

Transistor Level Trojan



ADD EXTRA TRANSISTORS



Adding just 1000 extra transistors during either the design or the fabrication process could create a kill switch or a trapdoor. Extra transistors could enable access for a hidden code that shuts off all or part of the chip.

Abstraction Level

31

- *System Level*
 - *Architectural Level*
 - *RT Level*
 - *Netlist Level*
 - *Transistor Level*
 - *Layout Level*
- Modification in transistors or layout
 - Circuit is altered to affect reliability or correct functionality


Layout Level Trojan



NICK THE WIRE


A notch in a few interconnects would be almost impossible to detect but would cause eventual mechanical failure as the wire became overloaded.

Layout Level Trojan




ADD OR RECONNECT WIRING

During the layout process, new circuit traces and wiring can be added to the circuit. A skilled engineer familiar with the chip's blueprints could reconnect the wires that connect transistors, adding gates and hooking them up using a process called circuit editing.



Hardware Trojan Taxonomy




Activation

35

- **Always On:**
the Trojan is always active
- **Triggered:**
the Trojan shows its effects only when activated.
The activation condition can be
 - **Internal:** the Trojan waits for a sequence of one or more events that occur in the system. This condition is typically an internal logic state or a pattern of input/output signals.
 - **External:** the Trojan is activated by an external signal received, e.g., from an antenna or a sensor.

Hardware Trojan Taxonomy



Effects

37

- **Change in the functionality:**

The Trojan can bypass, modify or delete existing logic, changing one or more of the device's functionalities


- **Reduced reliability:**

The Trojan can alter the reliability of the chip by modifying characteristics of the circuit such as the length of a critical path or the power consumption

- **Denial of Service (DoS):**

The Trojan can alter some parameters of a device to exhaust resources or introduce computational delays.

Hardware Trojan Taxonomy



Location

39

- **Processor/microcontroller:**
can be placed in the power or clock distribution grid to reduce reliability of or cause DoS attacks
- **Memory:**
can modify address or enable/disable read/write operations
- **Input/output:**
A Trojan placed here may have access to information exchanged between two devices, modify the communication or change the content of the exchanged data.

Outline

40


- Introduction
- Trojans Taxonomy
- **Trojans Detection**

Trojan Detection

41

- Detecting Hardware Trojans can be seen as a “usual”
Validation & Verification (V&V) step

Validation



42

- The process of evaluating the system at the end of the development process, to ensure compliance with system requirements


[IEEE standard glossary of
Software Engineering terminology]

Validation goals

43

- Checking the correspondence of the intermediate artifacts and the final product to users' expectations

Verification



44

- The process of determining whether the product of a given phase of the system development cycle fulfils the requirements established during the previous phase, or not

[IEEE standard glossary of
Software Engineering terminology]

Verification Goals

45

- Steering the process toward the construction of a product that satisfies the requirements by checking the quality of intermediate artifacts as well as the ultimate product

[Mauro Pezzè & Michal Young
“Software Testing and Analysis: Process, Principles and Techniques”
Wiley, 2008]

Trojan Detection Approaches

46


➤ Real industrial cases:

- *Simulation*
- *Functional Verification*
- *Emulation*
- *Formal Verification*
- *Model Checking*
- ...

➤ Training phase:


- *Reverse Engineering*
- *Visual Inspection*

Formal Verification



- Aims at proving, resorting to a mathematical reasoning, once and for all, regardless the system state and the input sequences, the existence of a given relationship between two entities (e.g., Specification vs Implementation)

Model Checking



- Aims at proving whether a system description satisfies a given set of properties, or not

Reverse Engineering

49

- Rely on your design experiences in order to identify differences between the two entities
- Some possible cases are presented in the sequel

Possible cases

50

Trojan-free entity

- Informal specs
- Behavioral RT-level description
- Structural RT-level description

Corrupted entity

- Structural RT-level description
- Structural Gate-level description (Netlist)

Possible cases

51

Trojan-free entity

- Informal specs
- Behavioral RT-level description
- Structural RT-level description



Corrupted entity

- Structural RT-level description
- Structural Gate-level description (Netlist)

Hints

52

- Start from the Corrupted description
- Analyze it carefully:
 - identify the functional blocks used to implement the various use cases of the Trojan-free entities
 - mark them
- The component left un-marked most likely are part of the Trojan

Hints

53

- Try to identify:
 - The activation sequence
 - The payload of the Trojan

Possible cases

54

Trojan-free entity

- Informal specs
- Behavioral RT-level description
- Structural RT-level description

Corrupted entity

- Structural RT-level description
- Structural Gate-level description (Netlist)



Hints

55

- Analyze concurrently the 2 descriptions:
 - Find a match between the functional blocks of the 2 descriptions
 - Mark them
- The components left un-marked in the Corrupted entity most likely are part of the Trojan

Hints

56

- Try to identify:
 - The activation sequence
 - The payload of the Trojan

Малые Автюхи, Калинковичский район
Республики Беларусь

Paolo PRINETTO

Director

CINI Cybersecurity National
Laboratory

Paolo.Prinetto@polito.it

Mob. +39 335 227529



<https://cybersecnatlab.it>