

# Hardware Systems Definitions & Taxonomies (Part II)

1

**Paolo PRINETTO**

Director  
CINI Cybersecurity  
National Laboratory  
[Paolo.Prinetto@polito.it](mailto:Paolo.Prinetto@polito.it)  
Mob. +39 335 227529




<https://cybersecnatlab.it>

# License & Disclaimer

2

## License Information

This presentation is licensed under the Creative Commons BY-NC License



To view a copy of the license, visit:

<http://creativecommons.org/licenses/by-nc/3.0/legalcode>

## Disclaimer

- We disclaim any warranties or representations as to the accuracy or completeness of this material.
- Materials are provided “as is” without warranty of any kind, either express or implied, including without limitation, warranties of merchantability, fitness for a particular purpose, and non-infringement.
- Under no circumstances shall we be liable for any loss, damage, liability or expense incurred or suffered which is claimed to have resulted from use of this material.

# Prerequisites

---

- This is the second part of a single lecture, split of usability reason, the 1<sup>st</sup> part being:
  - *HW\_S\_1 .1 – Hardware Systems Definitions & Taxonomies - Part I*

# Outline

- The concept of System
- **System Taxonomies**
  - Information coding
  - Memory capability
  - Functionality
  - Implementation
- Data vs Control vs Timing
- Synchronous Sequential Circuits

# Implementation

5

- System-On-Rack
- System-On-Board
- System-In-Package (SIP)
- System-On-Chip (SoC)
- MPSoC
- System-On-FPGA

# Implementation

6

- System-On-Rack
- System-On-Board
- System-In-Package (SIP)
- System-On-Chip (SoC)
- MPSoC
- System-On-FPGA



# Implementation

7

- System-On-Rack
- **System-On-Board**
- System-In-Package (SIP)
- System-On-Chip (SoC)
- MPSoC
- System-On-FPGA



# System-on-Board – An example

8

The Raspberry Pi 2  
(model B), showing:

- an HDMI port
- audio/video port
- micro USB power input
- two ribbon connectors



# System-on-Board – An example

9


- The Raspberry Pi 2 is an inexpensive (\$35) and self-contained micro-computer that features a 900 MHz, 32-bit quad-core ARM processor and 1 GB of RAM.
- Built by the Raspberry Pi Foundation, it is designed to be an easy and accessible platform to promote computer science.
- The Pi has also become a popular computer for hobbyists, who use it for personal projects, video game emulators and digital media playback.

# Implementation

10

- System-On-Rack
- System-On-Board
- System-In-Package (SIP)
- System-On-Chip (SoC)
- MPSoC
- System-On-FPGA

# System-in-package (SiP)




11

- A combination of multiple active electronic components of different functionality, assembled in a single unit that provides multiple functions associated with a system or sub-system


# System-in-package (SiP)

12




# System-in-package (SiP)

13




# 3D SiP

14



# 3D SiP – An Example: SEcube™


15




# Implementation

16

- System-On-Rack
- System-On-Board
- System-In-Package (SIP)
- **System-On-Chip (SoC)**
- MPSoC
- System-On-FPGA



# System-On-Chip (SoC)



17

- The whole system is implemented on a same chip
- Often referred to as *ASICs* (Application Specific Integrated Circuits)
- When the system is processor-based, one usually distinguishes between:
  - *Microprocessor*
  - *Microcontroller*

# Microprocessor

18

## Microprocessor

- The SoC includes just the CPU

## Microcontroller

- The SoC includes not only the CPU, but memories (RAM and flashes) and peripheral devices

# Implementation

19

- System-On-Rack
- System-On-Board
- System-In-Package (SIP)
- System-On-Chip (SoC)
- MPSoC
- System-On-FPGA

# Pollack's Rule

---

- In a given process technology, performance increase is roughly proportional to square root of increase in complexity

# Pollack's Rule

---

- In a given process technology, performance increase is roughly proportional to square root of increase in complexity
- In other words, if you double the logic in a processor core, then it delivers only 40% more performance

# Consequences: MPSoC MultiProcessor SoC Architecture

- They provide near linear performance improvement with complexity and power

# Consequences: MPSoC MultiProcessor SoC Architecture

- They provide near linear performance improvement with complexity and power
- Two smaller processor cores, instead of a large monolithic processor core, can potentially provide 70-80% more performance, as compared to only 40% from a large monolithic core


# Today Multiprocessors

- Multiprocessor SoC Architecture (MPSoC):
  - *Multi-core*: on a same chip, more instances of a same processor (e.g., Dual-core, Quad-core, etc)
  - *Many-core*: on a same chip, more instances of different processors

# Examples of MPSoC: CPU AMD Opteron

25


16 cores x86  
@ 2.6 GHz



# Examples of MPSoC: Qualcomm Centriq 2400

26

48-cores built on  
10nm FinFET  
process technology




# Implementation

27

- System-On-Rack
- System-On-Board
- System-In-Package (SIP)
- System-On-Chip (SoC)
- MPSoC
- System-On-FPGA

# FPGA

28



- An FPGA (Field-Programmable Gate Array) is an integrated circuit designed to be configured or programmed by the customer after manufacturing once it is in a circuit (in-the-field) to become almost any kind of digital circuit or system, thus enabling the possibility of updating or changing system's functionalities

# FPGA

29



# FPGA

30

- FPGA can have its internal configuration (i.e., the performed operations) set by software or, as it is termed, by *firmware*

# FPGA today

31

- Several today FPGAs:
  - include complete blocks of memory elements, DSPs and embedded processors
  - support *dynamic partial reconfiguration*

# Dynamic Partial Reconfiguration

---

- Dynamic partial reconfiguration (DPR) extends the inherent flexibility of the FPGA by allowing specific regions of the FPGA to be reprogrammed with new functionality while applications continue to run in the remainder of the device.

# ASIC vs. FPGA

33

- ASIC and FPGAs have different value propositions, and they must be carefully evaluated before choosing any one over the other.
- FPGAs are a compelling proposition for almost any type of design.

# Further readings

- Students interested in making a reference to a textbook on the arguments covered in this lecture can refer, for instance, to:



# Outline

- The concept of System
- System Taxonomies
  - Information coding
  - Memory capability
  - Functionality
  - Implementation
- Data vs Control vs Timing
- Synchronous Sequential Circuits

# Data vs Control vs Timing

36

- When dealing with hardware systems, regardless their complexity, a clear distinction must always be done among *Data*, *Control*, and *Timing*.
- The distinction must concern:
  - Input/Output Signals
  - Functional units


# Data vs Control vs Timing

37

- When dealing with hardware systems, regardless their complexity, a clear distinction must always be done among *Data*, *Control*, and *Timing*.
- The distinction must concern:
  - Input/Output Signals
  - Functional units


# System I/O signals

38



# System I/O signals

39



# Timing signals

40

- Are present in Stateful (Sequential) systems, only.
- Are typically period signals, usually referred to as *clock signals*, and used to force the system to change its *state*

# Timing signals

41

- They synchronize the overall behavior of the network by:
  - *sampling* Data and Control inputs
  - *updating* Data and Control outputs

# Timing signals


42

- Sampling and updating are usually triggered by the clock signal's edge:
  - raising edge → *positive edge triggered*
  - falling edge → *negative edge triggered*

# Example


43

- Assuming a very simple device that stores just 1 bit of information (by the way, usually referred to as a *Flip-Flop*):



# Positive edge triggered


44



© CINI – 2020 Rel. 20.02.2020

# Negative edge triggered

45



# Data vs Control vs Timing

46


- When dealing with hardware systems, regardless their complexity, a clear distinction must always be done among *Data*, *Control*, and *Timing*.
- The distinction must concern:
  - Input/Output Signals
  - Functional units

# Datapath & Control Unit


47

- Each system, regardless its complexity, can always be internally modeled as follows:


# Datapath & Control Unit



# Datapath



# Control Unit



A collection of components charged of directing (controlling) the operations performed by the Datapath

# Outline

- The concept of System
- System Taxonomies
  - Information coding
  - Memory capability
  - Functionality
  - Implementation
- Data vs Control vs Timing
- Synchronous Sequential Circuits

# The concept of state

52

- A sequential circuit must be able to “remember”, or “store”, some information items related to the values the PIs have got.
- Such a storing capability is accomplished in terms of *internal states*: in any instant, the circuits is in a well defined “state”, univocally represented by the values got by the set of its *internal state variables*.

# State variables

53


- Each state variable has to be “stored”
- Or, reversely, each Flip-Flops stores a state variable
- A sequential network has as many state variables as Flip-Flops
- Each Flip-Flop can get 2 possible values
- A network with  $n$  Flip-Flops is characterized by  $2^n$  possible states.

# State register

54

- The set of Flip-Flops is often referred to as *State Register*, since it stores the network state variables.

# Synchronous Sequential Circuits



# Finite State Machines


---

- Synchronous networks, being characterized by a finite # of flip-flops, and thus of states, are very often referred to as *Finite State Machines* (FSMs).


# Caveat

- Any FSM, regardless its complexity, MUST have:
  - a particular control input signal, named *reset signal* (or simply *reset*) characterized by the highest priority
  - a particular state, named *reset state*, in which the network moves whenever the reset signal is asserted.

# Sequential circuit



Малые Автюхи, Калинковичский район  
Республики Беларусь



## Paolo PRINETTO

Director  
CINI Cybersecurity  
National Laboratory  
[Paolo.Prinetto@polito.it](mailto:Paolo.Prinetto@polito.it)  
Mob. +39 335 227529



<https://cybersecnatlab.it>