

# Hardware Systems Representations

1

**Paolo PRINETTO**

Director  
CINI Cybersecurity  
National Laboratory  
[Paolo.Prinetto@polito.it](mailto:Paolo.Prinetto@polito.it)  
Mob. +39 335 227529



<https://cybersecnatlab.it>

# License & Disclaimer

2

## License Information

This presentation is licensed under the Creative Commons BY-NC License



To view a copy of the license, visit:

<http://creativecommons.org/licenses/by-nc/3.0/legalcode>

## Disclaimer

- We disclaim any warranties or representations as to the accuracy or completeness of this material.
- Materials are provided “as is” without warranty of any kind, either express or implied, including without limitation, warranties of merchantability, fitness for a particular purpose, and non-infringement.
- Under no circumstances shall we be liable for any loss, damage, liability or expense incurred or suffered which is claimed to have resulted from use of this material.

# Goal

---


- The lecture aims at presenting the *Representation domains* and the *Abstraction levels* most widely used to represent the design steps of a digital system.

# Prerequisites

- Lecture:
  - HW\_S\_1 – Hardware Systems Definitions & Taxonomies  
Part I & II

# Further readings

- Students interested in making a reference to a textbook on the arguments covered in this lecture can refer, for instance, to:
  - G. Conte, A. Mazzeo, N. Mazzocca, P. Prinetto: “Architettura dei calcolatori”, Città Studi, 2015  
(Chapter 1: Classificazioni e Concetti base)  
(In Italian)



# Outline

- Representation matrix
- Behavioral domain
- Structural domain
- Physical domain
- Design evolution

# Outline

- Representation matrix
- Behavioral domain
- Structural domain
- Physical domain
- Design evolution

# Managing complexity

8

- To manage and to tackle its complexity, a system must be described resorting to several *abstraction layers*

# Abstraction

9

- An abstraction is a simplified model of the system, showing only the selected features and ignoring the associated details

# Managing complexity

10

- To manage and to tackle its complexity, a system must be described resorting to several *abstraction layers*
- In addition, at each layer, specific subsets of aspects of interest must be considered

# The sub-space abstraction $\leftrightarrow$ domain




# From High to Low

---

- A high-level abstraction contains only the most vital data
- A low-level abstraction is more detailed and takes account of previously ignored information
- Although it is more complex, a low-level abstraction model is more accurate and is closer to the real circuit.


# Example of Hierarchical decomposition

13




# Example of Hierarchical decomposition

14



# Example of Hierarchical decomposition

15




# Design representations


16

- The output of each design step must be “saved” or “represented” properly.
- Due to the system’s complexity, there in no “one-size-fits-all” efficient solutions

# Representation Matrix



# Representation Matrix



# System Properties


19

## Functional

- A property that specifies:
  - the inputs (stimuli) to the system
  - the outputs (responses) from the system
  - the behavioral relationships between them

## Non-Functional

- A property that specifies:
  - an attribute, i.e., a performance specification or a specific quality of the system, or
  - a constraint on the system



### Functionality and behavior:

- Functions
- Data
- Stimuli
- Behavior
- ...


- Timing
- Delay
- Area
- Power
- Temperature
- ...

### "-ilities":


- Reliability
- Vulnerability
- Usability
- Security
- Availability
- ...

- Physical
- Legal
- Cultural
- Environmental
- Design and Implementation
- ...

# Representation Matrix



# Representation Matrix



# Outline

- Representation matrix
- Behavioral domain
- Structural domain
- Physical domain
- Design evolution

# Behavioral domain


Abstraction levels

PE

RT


Logic

Device



# Behavioral domain – PE level


Abstraction levels  
PE  
RT  
Logic  
Device




# Examples: UML (Unified Modeling Language)

26

## Use cases



## Sequence charts



# Behavioral domain – PE level

Abstraction  
levels

PE

RT

Logic

Device

	Model	Timing	Data Types	Language
PE	UML SysML	Transactions Events	Objects Classes	SystemC C++
RT				
Logic				
Device				

# Examples: C++ description

28

```
#include<limits.h>
unsigned int ex (unsigned int a,
                 unsigned int b,
                 bool *ovrfl,
                 bool max_add_n) {
    unsigned int q;
    if ( max_add_n ) { //Max
        *ovrfl = false;
        c = max(a, b);
    }
    else { //Add
        c = add(a, b, ovrfl);
    }
    return(c);
}

unsigned int add (unsigned int a_var,
                  unsigned int b_var,
                  bool *ovrfl) {
    unsigned int sum;

    if (a_var > UINT_MAX - b_var) {
        *ovrfl = true;
    }
    else {
        *ovrfl = false;
        sum = a_var + b_var;
    }
    return(sum);
}
```

# Behavioral domain – RT level


Abstraction levels

PE

RT



Logic

Device




# Examples: State Transition Graph (STG)

30



# Behavioral domain – RT level

Abstraction levels  
PE  
RT  
Logic  
Device



# Examples: Behavioral VHDL

32


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity ex is
generic (N: integer:=32);
port(
    clk      : in std_logic;
    rst      : in std_logic;
    a        : in std_logic_vector(N-1 downto 0);
    b        : in std_logic_vector(N-1 downto 0);
    max_add_n : in std_logic;
    c        : out std_logic_vector(N-1 downto 0);
    ovrfi    : out std_logic_vector(0 downto 0));
end entity ex;
```

```
architecture behavioural of ex is
signal a_reg : std_logic_vector(N downto 0);
signal b_reg : std_logic_vector(N downto 0);
begin
sync_proc: process (clk, rst)
begin
if rst = '1' then
    c <= (others => '0');
    a_reg <= (others => '0');
    b_reg <= (others => '0');
    ovrfi <= (others => '0');
elsif (clk'event and clk = '1') then
    a_reg(N-1 downto 0) <= a;
    b_reg(N-1 downto 0) <= b;
    if ( max_add_n = '1' ) then -- MAX
        ovrfi <= (others => '0');
        if ( (unsigned(a_reg)) > (unsigned(b_reg)) ) then
            c(N-1 downto 0) <= a_reg(N-1 downto 0);
        else
            c(N-1 downto 0) <= b_reg(N-1 downto 0);
        end if;
    else -- ADD
        c <= conv_std_logic_vector(unsigned(a_reg) +
            unsigned(b_reg),N+1)(N-1 downto 0);
        ovrfi <= conv_std_logic_vector(unsigned(a_reg) +
            unsigned(b_reg),N+1)(N downto N);
    end if;
end if;
end process sync_proc;
end behavioural;
```

# Behavioral domain – Logic level

Abstraction levels  
PE  
RT  
Logic  
Device



# Examples: Boolean equations

34


$s_3$	$s_2$	$s_1$	
0	00	01	11
1	10		

Truth table values:


$s_3$	$s_2$	$s_1$	Output
0	00	0	1
0	01	1	0
0	11	1	1
0	10		1
1	00	0	1
1	01	1	0
1	11	1	1
1	10		0

.i 3  
.o 1  
00- 1  
1-0 1  
11- 1  
.e


$$s_1' s_2' + s_1 s_3' + s_1 s_2$$



# Behavioral domain – Logic level



# Behavioral domain – Device level



# Outline

- Representation matrix
- Behavioral domain
- **Structural domain**
- Physical domain
- Design evolution

# Structural Domain


Abstraction  
levels

PE

RT

Logic

Device



# Structural domain – PE level


Abstraction levels

PE

RT

Logic

Device





# OCSI TLM 2.0 – Transaction-level modeling

40

- Transaction-level modeling is a high-level approach to modeling digital systems where details of communication among modules are separated from the details of the implementation of the functional units or of the communication architecture.
- It's a standard of the Open SystemC Iniziative

# Examples: TLM 2.0

41



# Structural domain – RT level


Abstraction  
levels

PE

RT


Logic

Device




# Example: RT-level structural description

43



# Structural domain – Logic level

Abstraction levels  
PE  
RT  
Logic  
Device



# Netlists


45

- Structural descriptions at the logic level are usually referred to as *netlist*
- Netlist descriptions are performed according to standards formats, such as: EDIF, JEDEC, etc.

# Netlists

46

- Structural descriptions at the logic level are usually referred to as *netlist*
- Netlist descriptions are performed according to standards formats, such as: EDIF, JEDEC, etc.



# Structural domain – Device level


Abstraction  
levels

PE

RT


Logic

Device



# Examples: Transistor level

48



# Outline

- Representation matrix
- Behavioral domain
- Structural domain
- **Physical domain**
- Design evolution

# Physical domain


Abstraction levels

PE

RT


Logic

Device




# Physical domain

Same as *structural*, but  
*technology dependent*




# Example: RT-level structural description

52




# Example: RT-level physical description

53



# Netlist in the physical domain



# Outline

- Representation matrix
- Behavioral domain
- Structural domain
- Physical domain
- Design evolution

# Historical perspective

56

- To manage complexity, design paradigm has moved to higher abstraction levels
- The history of electronic hardware design has followed a path of increasing levels of abstraction, much like many other technologies.


# Historical perspective

57

- As the lower levels of the technology are understood, they become the building blocks of higher levels, allowing designers to abstract details at that level and devote the design effort to more global and presumably important issues.


# Design Evolution

58




# Design Evolution

59




# Design Evolution

60




# Design Evolution

61



Малые Автюхи, Калинковичский район  
Республики Беларусь



## Paolo PRINETTO

Director  
CINI Cybersecurity  
National Laboratory  
[Paolo.Prinetto@polito.it](mailto:Paolo.Prinetto@polito.it)  
Mob. +39 335 227529



<https://cybersecnatlab.it>