

1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues

8- RTL Cores

5- Memory

- **ROM with Select**
- **ROM with Constant**
- **TEXTIO Package**
- **ROM with TEXTIO**
- **Register File**

ROM with Select

- STD logic indexing

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY rom16x8 IS
5  PORT (address: IN std_logic_vector(3 DOWNTO 0);
6        data: OUT std_logic_vector(7 DOWNTO 0));
7  END ENTITY;
8
9  ARCHITECTURE sel OF rom16x8 IS
10 BEGIN
11     WITH address SELECT
12         data <= "11111011" WHEN "0000",
13                 "00010010" WHEN "0001",
14                 "10011011" WHEN "0010",
15                 "10010011" WHEN "0011",
16                 "01011011" WHEN "0100",
17                 "00111010" WHEN "0101",
18                 "11111011" WHEN "0110",
19                 "00010010" WHEN "0111",
20                 "10100011" WHEN "1000",
21                 "10011010" WHEN "1001",
22                 "01111011" WHEN "1010",
23                 "00010010" WHEN "1011",
24                 "10101001" WHEN "1100",
25                 "00110110" WHEN "1101",
26                 "11011011" WHEN "1110",
27                 "01010010" WHEN "1111",
28                 "XXXXXXXX" WHEN OTHERS;
29 END ARCHITECTURE sel;
```

- Describe a ROM as a simple decoder
- Indexing is done by *std_logic*, no integer correspondence

5- Memory

ROM with Constant


- Integer Indexing
- Same ROM using **constant**
- Using variable class, not a signal class
- Integer indexing
- ROM array is an array indexed by integers
- Quartus synthesizer requires **signal** to synthesize to a ROM block

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY rom16x8 IS
5  PORT (address: IN integer RANGE 0 TO 15;
6        data: OUT std_logic_vector(7 DOWNTO 0));
7  END ENTITY;
8
9  ARCHITECTURE const OF rom16x8 IS
10     TYPE rom_array IS ARRAY (0 TO 15) OF std_logic_vector (7 DOWNTO 0);
11     CONSTANT rom: rom_array := ( "11111011", "00010010", "10011011", "10010011",
12                                   "01011011", "00111010", "11111011", "00010010",
13                                   "10100011", "10011010", "01111011", "00010010",
14                                   "10101001", "00110110", "11011011", "01010010");
15 BEGIN
16     data <= rom(address);
17 END ARCHITECTURE const;
```

5-Memory

TEXTIO Package

- Can use TEXTIO for memory content initialization and dump



5-Memory

TEXTIO Package

- The **standard** package is part of VHDL **STD** library
- TEXTIO package is also part of the **STD** library
- TEXTIO package handles types in the **standard** package

TEXTIO is a package of VHDL functions that read and write text files.
To make the package visible: **USE std.textio.ALL;**


Data Types:

text => a file of character strings

line => one string from a text file

5-Memory

TEXTIO Package



5-Memory

TEXTIO Package – file open

- Opening files is done by `FILE_OPEN`

```
FILE_OPEN (fstatus, input_logic_value_file1, "input.dat", READ_MODE);
```

```
FILE_OPEN (fstatus, output_logic_value_file1, "output.dat", WRITE_MODE);
```

FILE_OPEN_STATUS type may be included as the first parameter of the `FILE_OPEN` statement:

```
OPEN_OK
```

```
STATUS_ERROR
```

```
NAME_ERROR
```

```
MODE_ERROR
```


```
FILE_CLOSE (input_logic_value_file1);
```

```
FILE_CLOSE (output_logic_value_file1);
```



TEXTIO Package

- Can use TEXTIO for memory content initialization and dump



5-Memory

TEXTIO Package - reading

- Performs a read line up to CR in a line
- Read a line up to CR
- Following a read line, READ data types of STD package from the buffer

READLINE (*f*, *l*) -- reads a line of file *f* and places it in buffer *l* of type LINE

READ (*l*, *v*, ...) -- reads a value *v* of its type from *l*

ENDFILE (*f*) -- returns TRUE if the end of file *f* is reached

TEXTIO Package

- Writing using TEXTIO



5-Memory

TEXTIO Package - writing


- `WRITE()`, writes STD types in buffer *l*
- `WRITELINE` writes buffer *l* in a file, including CR and LF

`WRITE(l, v, ...)` -- writes the value *v* to LINE *l*

`WRITELINE(f, l)` -- writes *l* to file *f*. Function

5-Memory

TEXTIO Package



5-Memory

TEXTIO Package - close file

- Closing files is done by `FILE_CLOSE`

```
FILE_OPEN (fstatus, input_logic_value_file1, "input.dat", READ_MODE);
```

```
FILE_OPEN (fstatus, output_logic_value_file1, "output.dat", WRITE_MODE);
```

```
.  
.   
.
```

```
FILE_CLOSE (input_logic_value_file1);
```

```
FILE_CLOSE (output_logic_value_file1);
```

Std_logic TEXTIO

- The `IEEE.std_logic_textio.ALL.` library overloads the definitions in TEXTIO for `std_logic` and `std_logic_vector` types.
- Using `STD_LOGIC_TEXTIO` enables handling STD logic package types

5-Memory

ROM with TEXTIO

- A ROM model that initializes at time zero
- Initializing all memory locations to zero allows only locations of interest to be read from the file
- Use file contents to initialize memory
- Data can be in any order
- The initialization process suspends forever after the initialization file is read
- Line 44 reads from *std_logic_vector* type address location


```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE std.textio.ALL;
4  USE IEEE.std_logic_textio.ALL;
5  USE IEEE.std_logic_unsigned.ALL;
6
7  ENTITY rom16x8 IS
8  PORT(
9      address : IN  std_logic_vector(3 DOWNTO 0);
10     dataout  : OUT std_logic_vector(7 DOWNTO 0));
11 END ;
12
13 ARCHITECTURE txt OF rom16x8 IS
14     TYPE memory IS ARRAY (0 TO 15) OF std_logic_vector(7 DOWNTO 0);
15     SIGNAL data : memory;
16 BEGIN
```

5-Memory

ROM with TEXTIO

- A ROM model that initializes at time zero
- Initializing all memory locations to zero allows only locations of interest to be read from the file
- Use file contents to initialize memory
- Data can be in any order
- The initialization process suspends forever after the initialization file is read
- Line 44 reads from *std_logic_vector* type address location

```
1  LIBRARY IEEE;
2  USE IEEE_std_logic_1164.ALL;
3  USE std_logic_1164.ALL;
4  USE IEEE_std_logic_textio.ALL;
5  USE IEEE_std_logic_misc.ALL;
6
7  ENTITY rom IS
8  PORT (
9
10
11  END ENTITY;
12
13  ARCHITECTURE rom OF rom IS
14  TYPE sig_type IS std_logic_vector(15 DOWNTO 0);
15  SIGNAL data : sig_type;
16  BEGIN
17
18  InitiateROM_proc: PROCESS
19
20      FILE fptr : text;
21      VARIABLE fstatus : file_open_status;
22      VARIABLE file_line : line;
23      VARIABLE var_location : integer;
24      VARIABLE var_space : character;
25      VARIABLE var_data : std_logic_vector (7 DOWNTO 0);
26
27  BEGIN
28      FILE_OPEN(fstatus, fptr, "myfile.txt", read_mode);
29
30      FOR i IN 0 TO 15 LOOP
31          data(i) <= (OTHERS => '0');
```



1	0	10100010
2	1	10001010
3	2	10111010
4	3	10111010
5	4	10001010
6	5	10000010
7	6	00100011
8	7	00001011
9	8	00111010
10	9	01010010
11	10	10001010
12	11	10000011
13	12	00100011
14	13	00111011
15	14	10101101
16	15	01111011


Location Data

5-Memory

ROM with TEXTIO

- A ROM model that initializes at time zero
- Initializing all memory locations to zero allows only locations of interest to be read from the file
- Use file contents to initialize memory
- Data can be in any order
- The initialization process suspends forever after the initialization file is read
- Line 44 reads from *std_logic_vector* type address location

```
1  LIBRARY IEEE;
2  USE IEEE_std_logic_1164.ALL;
3  USE std_logic_1164.ALL;
4  USE IEEE_textio.ALL;
5  USE IEEE_std_logic_textio.ALL;
6
7  ENTITY rom
8  PORT
9  (
10   address : std_logic_vector(15 downto 0);
11   dataout  : std_logic_vector(31 downto 0);
12   );
13  ARCHITECTURE rom OF rom
14  TYPE rom_data_t IS array(0 to 15) of std_logic_vector(31 downto 0);
15  SIGNAL data : rom_data_t := (others => (others => '0'));
16  BEGIN
17
18   process
19   begin
20     while not endfile(fp) loop
21       readline(fp, line);
22       read(line, var_location);
23       read(line, var_space);
24       read(line, var_data);
25       data(var_location) <= var_data;
26     end loop;
27     file_close(fp);
28
29     wait;
30   end process;
31
32   dataout <= data(conv_integer(address));
33
34 end txt;
```



Address	Data
0	10100010
1	10001010
2	10111010
3	10111010
4	10001010
5	10000010
6	00100011
7	00001011
8	00111010
9	01010010
10	10001010
11	10000011
12	00100011
13	00111011
14	10101101
15	01111011

Location Data

5-Memory

Register File

- A register file with *std_logic* logic data type
- *IEEE.numeric_std* is needed for conversion

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.numeric_std.ALL;
4
5  ENTITY regFile IS
6  PORT (
7      clk : IN std_logic;
8      rst : IN std_logic;
9      we : IN std_logic;
10     address : IN std_logic_vector (2 DOWNTO 0);
11     inData : IN std_logic_vector (15 DOWNTO 0);
12     outData : OUT std_logic_vector (15 DOWNTO 0)
13 );
14 END regFile ;
15
16 ARCHITECTURE behavioral OF regFile IS
17     TYPE reg_arr IS ARRAY (0 TO 7) OF std_logic_vector (15 DOWNTO 0);
18     SIGNAL regArray : reg_arr ;
19 BEGIN
```

5-Memory

Register File

- A register file with *std_logic* logic data type
- *IEEE.numeric_std* is needed for conversion

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.numeric_std.ALL;
4
5  ENTITY regFile IS
6  BEGIN
7      outData <= regArray(to_integer(unsigned(address)));
8
9      wrProc: PROCESS (clk)
10     BEGIN
11         IF (clk = '1' AND clk'EVENT) THEN
12             IF (rst = '1') THEN
13                 regArray <= (OTHERS => (OTHERS => '0'));
14             ELSE
15                 IF (we = '1') THEN
16                     regArray(to_integer(unsigned(address))) <= inData;
17                 END IF;
18             END IF;
19         END IF;
20     END PROCESS;
21 END behavioral;
```

5-Memory