

1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues

8- RTL Cores

6- Writing Testbenches

- **Testbench**
- **Simulation environment**
- **Writing a testbench**
- **Simulation waveform**

Testbench

Oscilloscope

Function Generator

Multimeter


Device Under Test

- A **testbench** is an environment used to verify the correctness or soundness of a design or model.

6- Writing Testbenches

Simulation Environment

- Testbench writing is a involved process
- We suggest several methods of test data generation



```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 ENTITY tb_counters IS
4 END tb_counters;
5 ARCHITECTURE Behavioral OF tb_counters IS
6     COMPONENT UP_COUNTER
7     PORT (
8         clk: IN std_logic; -- clock input
9         reset: IN std_logic; -- reset input
10        counter: OUT std_logic_vector(3 DOWNTO 0) -- output 4-bit counter
11    );
12 END COMPONENT;
13 SIGNAL reset,clk: std_logic;
14 SIGNAL counter:std_logic_vector(3 DOWNTO 0);
15 BEGIN
16 dut: UP_COUNTER PORT MAP (clk => clk, reset=>reset, counter => counter);
17 -- Clock PROCESS definitions
18 clock_process:PROCESS
19 BEGIN
20     clk <= '0';
21     WAIT FOR 10 ns;
22     clk <= '1';
23     WAIT FOR 10 ns;
24 END PROCESS;
25 -- Stimulus PROCESS
26 stim_proc: PROCESS
27 BEGIN
28     -- hold reset state for 100 ns.
29     reset <= '1';
30     WAIT FOR 20 ns;
31     reset <= '0';
32     WAIT;
33 END PROCESS;
34 END Behavioral;


```

```

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5 ENTITY UP_COUNTER IS
6 PORT (
7     clk: IN std_logic; -- clock input
8     reset: IN std_logic; -- reset input
9     counter: OUT std_logic_vector(3 DOWNTO 0) -- output 4-bit counter
10 );
11 END UP_COUNTER;
12
13 ARCHITECTURE Behavioral OF UP_COUNTER IS
14     SIGNAL counter_up: std_logic_vector(3 DOWNTO 0);
15 BEGIN
16     -- up counter
17     PROCESS(clk,reset)
18     BEGIN
19         IF(clk'event AND clk='1') then
20             IF(reset='1') then
21                 counter_up <= "0000";
22             ELSE
23                 counter_up <= counter_up + "0001";
24             END IF;
25         END IF;
26     END PROCESS;
27     counter <= counter_up;
28 END Behavioral;

```

- Testbench writing is a involved process
- We suggest several methods of test data generation



A Testbench consists of

- Consider UUT as your hierarchical design
- Testbench provides data to UUT from various sources
- A testbench can also be responsible for verifying the results

A. Unit Under Test (UUT): instantiate one or more UUT's

B. Stimulus of UUT inputs: from arrays, from files, ...

6- Writing Testbenches

Testbench

- As an example let's test our 4-bit counter
- The top level *te_counter* entity is the testbench

Design Under Test

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  USE IEEE.STD_LOGIC_UNSIGNED.ALL;
4
5  ENTITY counter4 IS
6  PORT (reset, clk : IN std_logic;
7        count : OUT std_logic_vector (3 DOWNTO 0));
8  END ENTITY;
9
10 ARCHITECTURE procedural OF counter4 IS
11     SIGNAL cnt_reg : std_logic_vector (3 DOWNTO 0);
12 BEGIN
13     PROCESS (clk)
14     BEGIN
15         IF (clk = '1' AND clk'EVENT) THEN
16             IF (reset='1') THEN
17                 cnt_reg <= "0000";
18             ELSE
19                 cnt_reg <= cnt_reg + "0001";
20             END IF;
21         END IF;
22     END PROCESS;
23     count <= cnt_reg;
24 END ARCHITECTURE procedural;
```

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY te_counter IS
5  END te_counter;
6
7  ARCHITECTURE behavior OF te_counter IS
8
9      -- Component Declaration for the Unit Under Test (UUT)
10
11      --Inputs
12      SIGNAL reset : std_logic := '0';
13      SIGNAL clk : std_logic := '0';
14
15      --Outputs
16      SIGNAL count : std_logic_vector(3 DOWNTO 0);
17
18      -- Clock period definitions
19      CONSTANT clk_period : time := 10 ns;
20
21 BEGIN
22
23     -- Instantiate the Unit Under Test (UUT)
24     uut: ENTITY WORK.counter4 PORT MAP (reset => reset, clk => clk, count => count);
25
26     -- Clock process definitions
27     clk_process :PROCESS
28     BEGIN
29         clk <= '0';
30         WAIT FOR clk_period/2;
31         clk <= '1';
32         WAIT FOR clk_period/2;
33     END PROCESS;
34
35     -- Stimulus process
36     stim_proc: PROCESS
37     BEGIN
38         -- hold reset state for 30 ns.
39         reset <= '0';
40         WAIT FOR 30 ns;
41         reset <= '1';
42         WAIT FOR 30 ns;
43         reset <= '0';
44         -- insert stimulus here
45
46         WAIT;
47     END PROCESS;
48
49 END;
```

Writing a Testbench

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY te_counter IS
5  END te_counter;
6
7  ARCHITECTURE behavior OF te_counter IS
8
9      -- Component Declaration for the Unit Under Test (UUT)
10
11      --Inputs
12      SIGNAL reset : std_logic := '0';
13      SIGNAL clk : std_logic := '0';
14
15      --Outputs
16      SIGNAL count : std_logic_vector(3 DOWNTO 0);
17
18      -- Clock period definitions
19      CONSTANT clk_period : time := 10 ns;
20
```

- Follow template presented here for doing your testbenches
- It is easiest to use sequential coding, thus a process statement for test data
- **WAIT FOR** waits for a given time
- **WAIT;** waits forever

A. No external inputs/outputs for the testbench entity

B. All test signals are generated within the testbench

C. Instantiate the Design Under Test (DUT) in the testbench

D. Generate and apply stimuli to the DUT

- a. Generate clocks (process)
- b. Create sequence of signal changes (process)
 - i. Specify delays between signal changes
 - ii. May also wait for designated signal events

Writing a Testbench

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY testbench BEGIN
5  END testbench;
6
7  ARCHITECTURE testbench OF testbench IS
8
9  -- Clock process definitions
10
11  clk_process :PROCESS
12  BEGIN
13    clk <= '0';
14    WAIT FOR clk_period/2;
15    clk <= '1';
16    WAIT FOR clk_period/2;
17  END PROCESS;
18
19  -- Stimulus process
20  stim_proc: PROCESS
21  BEGIN
22    -- hold reset state for 30 ns.
23    reset <= '0';
24    WAIT FOR 30 ns;
25    reset <= '1';
26    WAIT FOR 30 ns;
27    reset <= '0';
28    -- insert stimulus here
29
30    WAIT;
31  END PROCESS;
32
33  -- Instantiate the Unit Under Test (UUT)
34  uut: ENTITY WORK.counter4 PORT MAP (reset => reset, clk => clk, count => count);
35
36  END testbench;
```

- Follow template presented here for doing your testbenches
- It is easiest to use sequential coding, thus a process statement for test data
- **WAIT FOR** waits for a given time
- **WAIT;** waits forever

A. No external inputs/outputs for the testbench entity

B. All test signals are generated within the testbench

C. Instantiate the Design Under Test (DUT) in the testbench

D. Generate and apply stimuli to the DUT

- a. Generate clocks (process)
- b. Create sequence of signal changes (process)
 - i. Specify delays between signal changes
 - ii. May also wait for designated signal events

Writing a Testbench

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;

3
4  ENTITY testbench BEGIN
5  END testbench;
6
7  ARCHITECTURE testbench OF testbench IS
8
9  -- Clock process definitions
10
11  clk_process :PROCESS
12  BEGIN
13      clk <= '0';
14      WAIT FOR clk_period/2;
15      clk <= '1';
16      WAIT FOR clk_period/2;
17  END PROCESS;
18
19  -- Stimulus process
20  stim_proc: PROCESS
21  BEGIN
22      -- hold reset state for 30 ns.
23      reset <= '0';
24      WAIT FOR 30 ns;
25      reset <= '1';
26      WAIT FOR 30 ns;
27      reset <= '0';
28      -- insert stimulus here
29
30      WAIT;
31  END PROCESS;
32
33  -- Instantiate the Unit Under Test (UUT)
34  uut: ENTITY WORK.counter4 PORT MAP (reset => reset, clk => clk, count => count);
35
36  END testbench;
```


- Use a conditional signal assignment
- Use NOW to check against the end
- Make sure signal has an initial value

CLK ← NOT CLK AFTER clk_period/2
WHEN NOW ≤ 456 NS
ELSE '0';

6- Writing Testbenches

Simulation Waveform

- What shows on a logic analyzer or scope is shown in a wave window



6- Writing Testbenches

Simulation Waveform

- What shows on a logic analyzer or scope is shown in a wave window

