

**Nicolò MAUNERO**

**Paolo PRINETTO**

CINI Cybersecurity  
National Laboratory

# Hardware-based Security Part I: Introduction & Basic concepts




<https://cybersecnatlab.it>

# License & Disclaimer

2

## License Information

This presentation is licensed under the  
Creative Commons BY-NC License



To view a copy of the license, visit:

<http://creativecommons.org/licenses/by-nc/3.0/legalcode>

## Disclaimer

- We disclaim any warranties or representations as to the accuracy or completeness of this material.
- Materials are provided “as is” without warranty of any kind, either express or implied, including without limitation, warranties of merchantability, fitness for a particular purpose, and non-infringement.
- Under no circumstances shall we be liable for any loss, damage, liability or expense incurred or suffered which is claimed to have resulted from use of this material.

# Acknowledgments

3

- The presentation includes material from
  - Gianluca ROASCIO – Politecnico di Torino
- His valuable contributions are here acknowledged and highly appreciated

# Goal

4

- Presenting an overview of the most significant solutions aimed at resorting to hardware devices to protect the system from attacks that exploit vulnerabilities of *other* components of the system itself

# Organization

5

- For sake of usability, the lecture is split into two parts:
  - *Part I : Introduction & Basic concepts*
  - *Part II : Implementations*

# Outline

6

- Introduction
  - Roots of Trust
  - Trust Anchors
  - System level solutions
  - Architectural level solutions
  - Device level solutions
- 
- Security-oriented components
  - Proprietary Solutions
  - Open Security Platforms
  - Built-in Security Features

# Part I : Introduction & Basic concepts

7

# Prerequisites

8

## ➤ Lecture:

➤ *HS\_1.1 - The role of Hardware in Security*



# Outline

9

- Introduction
- Roots of Trust
- Trust Anchors
- System level solutions
- Architectural level solutions
- Device level solutions


# Outline

10

- Introduction
- Roots of Trust
- Trust Anchors
- System level solutions
- Architectural level solutions
- Device level solutions

# The Role of Hardware in Cybersecurity

11



# Hardware-based Security

12

- Refers to all those solutions aimed at resorting to hardware devices to protect the system from attacks that exploit vulnerabilities of *other* components of the system itself.



HARDWARE-  
BASED  
SECURITY

WARE

# Hardware-based Security Role

13

- *“Although hardware-based security is not a silver bullet, it does provide a “chain of trust” rooted in silicon that makes the device and extended network more trustworthy and secure.”*

[<https://www.intel.com/content/dam/www/public/us/en/documents/solution-briefs/intel-security-essentials-solution-brief.pdf>]

# Outline

14

- Introduction
- **Roots of Trust**
- Trust Anchors
- System level solutions
- Architectural level solutions
- Device level solutions


# Trust

15

- “A trusted component, operation, or process is one whose behavior is predictable under almost any operating condition and which is highly resistant to subversion by application software, virus, and a given level or physical interference.”

[ISO/IEC]

# Root of Trust



16

- Component that needs to always behave in the expected manner because its misbehaviour cannot be detected



# Root of Trust

17

- Trust in the *Roots of Trust* can be achieved through a variety of means including technical evaluation by competent experts

# Root of Trust - Role

18

- Is used as basic block for the construction of a *Chain of Trust*

# Root of Trust – Kinds & Applications

19

- A detailed analysis of Root of Trust application is presented later, when dealing with TPM (from slide #26 on)

# Outline

20

- Introduction
- Roots of Trust
- **Trust Anchors**
- System level solutions
- Architectural level solutions
- Device level solutions

# Trust Anchor

21

- "A public or symmetric key that is trusted because it is directly built into hardware or software, or securely provisioned via out-of-band means, rather than because it is vouched for by another trusted entity (e.g., in a public key certificate)."

[<https://csrc.nist.gov/glossary/term/trust-anchor>]

# Hardware Trust Anchor

22

- A Hardware Trust Anchor is a component that securely store and provide a unique secure identifier for the device

# Outline

23

- Introduction
- Roots of Trust
- Trust Anchors
- **System level solutions**
- Architectural level solutions
- Device level solutions

# System level solutions

24

- We shall focus on two significant standards:
  - *Trusted Platform Module*
  - *Trusted Execution Environments*



# System level solutions

25

- We shall focus on two significant standards:
  - *Trusted Platform Module*
  - *Trusted Execution Environments*

# Trusted Platform Module – TPM

26

- Standard guideline for developing chips with strong cybersecurity features
- Trustworthiness of TPM is based on different Root of Trust components and well-defined interactions among them

# TPM History

27

- Specification initially released by the *Trusted Computing Group* in 2003

[<https://trustedcomputinggroup.org/>]


- The current version is TPM 2.0, which is standardized under ISO/IEC 11889

[<https://www.iso.org/standard/66510.html>]

[[https://ebrary.net/24701/computer\\_science/a\\_practical\\_guide\\_to\\_tpm\\_20](https://ebrary.net/24701/computer_science/a_practical_guide_to_tpm_20)]

# TPM 2.0

28



[[https://ebrary.net/24701/computer\\_science/a\\_practical\\_guide\\_to\\_tpm\\_20](https://ebrary.net/24701/computer_science/a_practical_guide_to_tpm_20)]

# TPM types

29

- There are five types of TPM: *Discrete, Integrated, Firmware, Software, and Virtual*
- Discrete TPM is the most common and the most secure form

# Discrete TPM

30

- Discrete TPM is in the form of surface mounted integrated circuit on the computer's motherboard
- Many computers come with a TPM chip by default, but the TPM is inactive until it is enabled in the BIOS

# Discrete TPM operations

31

- When you boot a computer, TPM checks the state of the computer and the state of the computer's environment
- If the computer is in a trustworthy state (i.e., it has not been tampered with), it will operate normally; else it will not boot
- TPM works by creating encryption codes. Half of the encryption key is stored on the TPM chip and the other half is stored on the computer hard drive, so if the TPM chip is removed, the computer will not boot

# TPM adoption

32

- TPM has become standard in many consumer grade computers over the last few years
- In February 2019, the TPM was recommended for use in securing high-risk industrial devices in the newly released international standard IEC 62443-4-2
- In the automotive industry, TPM is used to guard a vehicle's software



# Example of TPM adoption: Intel VPro

33

- The Intel platform gives a user control and adds more features to TPM, providing built-in security features for protection below the operating system
- In addition, the Intel VPro can do a secured remote diagnostic through TPM

[<https://www.intel.com/content/www/us/en/architecture-and-technology/vpro/vpro-platform-general.html>]

# Example of TPM adoption: Microsoft's BitLocker

34

- BitLocker is a full volume encryption feature included with Microsoft Windows versions starting with Windows Vista
- It is designed to protect data by providing encryption for entire volumes
- By default, it uses the AES encryption algorithm in cipher block chaining or XTS mode with a 128-bit or 256-bit key

# Example of TPM adoption: Microsoft's BitLocker

35

- Windows uses technologies including Trusted Platform Module (TPM), Secure Boot, and Measured Boot to help protect BitLocker encryption keys against attacks
- BitLocker is part of a strategic approach to securing data against offline attacks through encryption technology

# Example of TPM adoption: Microsoft's BitLocker

36

- Microsoft's BitLocker requires TPM:
  - *“BitLocker uses the enhanced security capabilities of the TPM to make data accessible only if the computer’s BIOS firmware code and configuration, original boot sequence, boot components, and BCD configuration all appear unaltered and the encrypted disk is located in the original computer.”*

[<https://docs.microsoft.com/en-us/windows/security/information-protection/bitlocker/bitlocker-countermeasures>]

# Root of Trust in TPM

37

- TPM defines 3 kinds of RoTs:
  - Root of Trust for *Measurements* (RTM)
  - Root of Trust for *Storage* (RTS)
  - Root of Trust for *Reporting* (RTR)

# Root of Trust for Measurement (RTM)

38

- Is a computing engine capable of making inherently reliable integrity measurements
- Provides measurement used by assertions protected via the RTI and attested to with the RTR
- Sends integrity-relevant information to the RTS

# RTM Implementation

39

- Typically, the RTM is the CPU controlled by the *Core Root of Trust for Measurement* (CRTM)
- The CRTM is the first set of instructions executed when a new chain of trust is established
- When a system is reset, the CPU begins executing the CRTM
- The CRTM then sends values that indicate its identity to the RTS

# Root of Trust for Storage (RTS)

40

- Is a computing engine capable of:
  - maintaining an accurate summary of values of integrity digests and the sequence of digests
- Provides a protected repository and a protected interface to store and manage keying material

[TCG Specification - Architecture Overview, Section 4.2, Trusted Computing Group]

[Guidelines on hardware-rooted security in mobile devices (Draft), NIST Special Publication 800-164]



# Root of Trust for Reporting (RTR)

41

- Is a computing engine capable of reliably reporting information held by the RTS
- Provides a protected environment and interface to manage identities and sign assertions


# Root of Trust for Reporting (RTR)

42

- The typical values RTR report on are:
  - Audit logs
  - Key properties
- The interaction between the RTR and RTS is critical:
  - resistant to all forms of software attack and to the forms of physical attack implied by the TPM's Protection Profile
  - supply an accurate digest of all sequences of presented integrity metrics

# Root of Trust Interactions

43



[TrenchBoot  
Daniel P. Smith]

# TPM Basic Features

44

- They include, among the others:
  - *Secure Boot & Firmware Integrity*
  - *Certification*
  - *Attestation and Autentication*
  - *Protected Location*
  - *Integrity Measurments and Reporting*

# TPM Basic Features

45

- They include, among the others:
  - *Secure Boot & Firmware Integrity*
  - *Certification*
  - *Attestation and Autentication*
  - *Protected Location*
  - *Integrity Measurments and Reporting*

# Secure Boot & Firmware Integrity


46

- The environment in which the code runs must be controlled
- A power-on reset creates an environment in which the platform is in a well-known initial state
- *Secure Boot* is the act of establishing a secure initial state

# Secure Boot & Firmware Integrity

47

- The typical secure boot method verifies the authenticity of each component in the boot chain:




# Secure Boot & Firmware Integrity

48

- The typical secure boot chain:

A 1<sup>st</sup> protected bootloader (A), stored in a secure memory, verifies the integrity and authenticity of a 2<sup>nd</sup> bootloader (B)






# Secure Boot & Firmware Integrity

49

The 2<sup>nd</sup> bootloader (B) verifies the integrity and authenticity of the Operating System kernel and of the Firmware

➤ The 2<sup>nd</sup> bootloader (B) verifies the integrity and authenticity of the Operating System kernel and of the Firmware and of the Firmware



# Secure Boot & Firmware Integrity

50

- Typically, the 1<sup>st</sup> bootloader (A) cannot be modified, whereas the 2<sup>nd</sup> bootloader (B) can be updated

# TPM Basic Features

51

- They include, among the others:
  - *Secure Boot & Firmware Integrity*
  - *Certification*
  - *Attestation and Autentication*
  - *Protected Location*
  - *Integrity Measurments and Reporting*

# Certification

52

- Certificate of authenticity should be available for the key shipped with the TPM
- Can be used to associate credential (certificate) with other TPMs
- A certified key that can be used for signing may be used to attest the platform data that affect the integrity (*trustworthiness*) of a platform

# Certification

53

- Certificate and authentication credential can be stored in a Root of Trust for Storage (RTS) element

# TPM Basic Features

54

- They include, among the others:
  - *Secure Boot & Firmware Integrity*
  - *Certification*
  - *Attestation and Autentication*
  - *Protected Location*
  - *Integrity Measurments and Reporting*

# Attestation and Authentication

55

- Root of Trust components are usually the entities trusted when attesting to a devices
- Unique identifier can be stored in a Root of Trust element and used to identify the system
- Unique identifier can be obtained resorting to *Physically Unclonable Functions* (PUFs)

# Attestation and Authentication

56

- Root of Trust components are usually the entities trusted to see lecture:  
*HS\_1.6 - Physically Unclonable Functions - PUFs*
- Unique identifier can be obtained resorting to *Physically Unclonable Functions* (PUFs)



# Attestation and Authentication

57

- Trusted platforms employ a hierarchy of attestation
- Extenal entities attest for different charateristics of the TPM
  - Genuine and compliant with the standard
  - Contains a RTM and exists a trusted path between the RTM and the TPM
  - A key pair is protected by a genuine TPM
  - ...
- These various attestation takes the form of keys, certificates, software signature, etc. that are stored inside the TPM

# TPM Basic Features

58

- They include, among the others:
  - *Secure Boot & Firmware Integrity*
  - *Certification*
  - *Attestation and Autentication*
  - *Protected Location*
  - *Integrity Measurments and Reporting*

# Protected Location

59

- All information on a TPM is in a Shielded Location
- The contents of a Shielded Location are not disclosed unless intended: only the allowed entities can access the secure memory and the Root of Trust functionalities
- When sensitive data are not stored in a Shielded Location on the TPM they are encrypted

# Protected Location

60

- Wherever sensitive data are stored outside TPM, it is in a *Protected Location*
- Encryption of Protected Locations uses multiple seeds and keys that never leave the TPM
- Tamper resistance devices are used to avoid disclose sensitive information to common physical attacks

# TPM Basic Features

61

- They include, among the others:
  - *Secure Boot & Firmware Integrity*
  - *Certification*
  - *Attestation and Autentication*
  - *Protected Location*
  - *Integrity Measurments and Reporting*


# Integrity Measurements and Reporting

62

- An integrity measurement is a value that represents a possible change in the trust state of the platform
- The measured object may be:
  - A data value
  - The hash of code or data
- The digest of an arbitrary set of integrity measurements is statistically unique

# TPM Architecture

63



# System level solutions

64

- We shall focus on two significant standards:
  - *Trusted Platform Module*
  - *Trusted Execution Environments*



# Trusted Execution Environments

65

- TEEs are secure area of a System-on-Chip that guarantee code and data protection
- They typically offer the minimal security required by low-end, closed embedded systems, such as IoT and “bare-metal” (i.e., without any Operating System) solutions

# Trusted Execution Environment

66

- TEE was originally an initiative of Global Platform to standardize a part of the processor as a trusted secure part
- TEE has since evolved and covers in general the hardware modifications made to processors to provide isolation and attestation to software

# Trusted Execution Environment

67

- TEE is a concept that provides a secure area of the main processor

“to provide end-to-end security by protecting the execution of authenticated code, confidentiality, authenticity, privacy, system integrity and data access rights”

[Global Platform Device Committee, “EE protection profile,” version 1.2, Public Release, November 2014, Document Reference: GPD\_SPE\_021  
<https://csrc.nist.gov/publications/detail/fips/140/2/final>]

# Trusted Execution Environment

68

- Well known example is the ARM Trust Zone (see Part II)

# Outline

69

- Introduction
- Roots of Trust
- Trust Anchors
- System level solutions
- **Architectural level solutions**
- Device level solutions

# Architectural level solutions

70

- General purpose *Design-for-Security* solutions adopted at the architectural level, mainly to improve the security of the CPUs and of the involved memories

# Architectural level solutions

71

- General purpose *Design-for-Security* solutions adopted at the architectural level, mainly to improve the security of the CPUs and of the involved memories


See lecture:

*HS\_1.8 - Architectural-level Protections*

# Memory Protection Unit - MPU

72

- Present in a wider and wider number of processors
- Each memory page can be read, written or executed just by a predefined set of tasks/processes
- Access rights are decided by the kernel, which runs privileged
- Addresses sent to the memory are automatically processed by the MPU without the intervention of the kernel
- Violations cause the immediate abortion of the task





# Outline

73

- Introduction
- Roots of Trust
- Trust Anchors
- System level solutions
- Architectural level solutions
- **Device level solutions**

# Device level solutions

74

- Set of solutions adopted at the device level to improve the device's resistance and resiliency to external attacks
- They include, among the others:
  - *Countermeasures for Side-channel attacks*
  - *Tamper-evident devices*
  - *Tamper-resistant devices*

# Device level solutions

75

- Set of solutions adopted at the device level to improve the device's resistance and resiliency to external attacks
- They include, among the others:
  - *Countermeasures for Side-channel attacks*
  - *Tamper-evident devices*
  - *Tamper-resistant devices*

# Countermeasures for Side-channel attacks

76

## ➤ *Device shielding:*

- They typically aim at shielding the device against side-channels attacks (e.g., resorting to copper Faraday cages to prevent electromagnetic emissions)

# Examples of Countermeasures for Side-channel attacks

77

- *Side-channel Removal*: it aims at removing the sources of leakage information:
  - New EDA methodologies for security in order to force leaked information not to have any correlation between computation and data


Guilley, Sylvain, and Renaud Pacalet. "SoCs security: a war against side-channels."  
In *Annales des télécommunications*, vol. 59, no. 7-8, pp. 998-1009. Springer-Verlag, 2004.

# Device level solutions

78

- Set of solutions adopted at the device level to improve the device's resistance and resiliency to external attacks
- They include, among the others:
  - *Countermeasures for Side-channel attacks*
  - *Tamper-evident devices*
  - *Tamper-resistant devices*

# Tamper-evident devices



79

- Devices that include some indicator of compromise, automatically activated when someone tries to mess with its physical integrity

# Examples of Tamper-evident devices

80

## ➤ *Physical Level*

- Packaging should maximize the evidence of tampering
- Additional internal sensors (e.g., light detectors, temperature sensors, ...) could be inserted in order to detect the presence of laser rays used to perform fault injection attacks

Waksman, Adam, and Simha Sethumadhavan. "Tamper evident microprocessors."  
In *2010 IEEE Symposium on Security and Privacy*, pp. 173-188. IEEE, 2010.



# Examples of Tamper-evident devices

81

## ➤ *Software Level*

- Appropriate auditing mechanisms through logging procedures to trace conducted activities and their sources


Waksman, Adam, and Simha Sethumadhavan. "Tamper evident microprocessors."  
In *2010 IEEE Symposium on Security and Privacy*, pp. 173-188. IEEE, 2010.

# Device level solutions

82

- Set of solutions adopted at the device level to improve the device's resistance and resiliency to external attacks.
- They include, among the others:
  - *Countermeasures for Side-channel attacks*
  - *Tamper-evident devices*
  - *Tamper-resistant devices*

# Tamper-resistant devices



83

- Device properly engineered in a way to reduce the surface for physical attacks

# Examples of Tamper-resistant devices

84

- Strengthening of the hardware physical shielding
  - Device built in a way that an attempt of decapsulation will damage or destroy the entire chip (3D SiP)
  - Use of stronger coating for device packaging
  - Additional metallization layer on top of the actual circuit to prevent microprobing attacks
  - The circuit board need to be dipped in special material (like epoxy) to prevent easy access to the hardware

Ravi, Srivaths, Anand Raghunathan, and Srimat Chakradhar. "Tamper resistance mechanisms for secure embedded systems." In *17th International Conference on VLSI Design. Proceedings.*, pp. 605-611. IEEE, 2004.

# Examples of Tamper-resistant devices

85

- Counterfeiting protections
  - Hiding device's names and their serial numbers from the packages in order to make more difficult for an attacker to exploit known vulnerabilities of the target devices

Ravi, Srivaths, Anand Raghunathan, and Srimat Chakradhar. "Tamper resistance mechanisms for secure embedded systems." In *17th International Conference on VLSI Design. Proceedings.*, pp. 605-611. IEEE, 2004.

**Nicolò MAUNERO**

**Paolo PRINETTO**

CINI Cybersecurity  
National Laboratory

# Hardware-based Security Part I: Introduction & Basic concepts

