#### 1- Introduction

2- Basic Structures of VHDL

**3- Combinational Circuits** 

**4- Sequential Circuits** 

**5- Memory** 

**6- Writing Testbenches** 

7- Synthesis Issues



#### **3- Combinational Circuits**

- Gate Level Combinational Circuits
- Concurrent vs. Sequential
- Concurrent Statements
  - Signal Assignments
  - Component Instantiations
  - Process Statements
- Sequential Statements
  - IF Statement
  - CASE Statement
  - FOR LOOP Statement
- Examples





# **Basic Logic Gates**

• Let's start with describing basic gates in VHDL

Name	NO	TC	199	ANI	)	l I	IAN	D		OR			NOI	₹.		XOF	₹	2	NO	R
Alg. Expr.	7	Ā		AB			$\overline{AB}$			A + I	3		$\overline{A} + \underline{B}$	3		$A \oplus B$	3		$A \oplus B$	В
Symbol	<u>A</u>	>∞ <u>x</u>	A B	$\supset$	<u> </u>			)o—			<b>—</b>			>>-	:		>-			>
VHDL Operator	no	ot		and		]	nand	l		or			nor	•		xor			xno	r
Truth Table	<b>A</b> 0 1	1 0	<b>B</b> 0 0	<b>A</b> 0 1	0 0 0	<b>B</b> 0 0 1	<b>A</b> 0 1 0	1 1	<b>B</b> 0 0	<b>A</b> 0 1 0	0 1	<b>B</b> 0 0	<b>A</b> 0 1 0	1 0 0	<b>B</b> 0 0	<b>A</b> 0 1 0	0 1	<b>B</b> 0 0	<b>A</b> 0 1	1 0 0
			1	0	1	1	1	0	1	1	1	1	1	0	1	1	0	1	0	0





- We use IEEE.STD\_LOGIC\_1164
- Architecture uses a concurrent signal assignment
  - AND Gate

```
LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;

ENTITY AND_Gate IS

PORT ( A : IN STD_LOGIC;

B : IN STD_LOGIC;

Q : OUT STD_LOGIC);

END AND_Gate;


ARCHITECTURE Behavioral OF AND_Gate IS

BEGIN

Q <= A AND B;

Signal Assignment

END Behavioral;
```








- Using OR operator
  - OR Gate

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 ENTITY OR_Gate IS
4 PORT ( A : IN STD_LOGIC;
5 B : IN STD_LOGIC;
6 Q : OUT STD_LOGIC);
7 END OR_Gate;
8
9 ARCHITECTURE Behavioral OF OR_Gate IS
10 BEGIN
11 Q <= A OR B;
12 END Behavioral;</pre>
```








- Like others the statement is sensitive to events on its right hand side
- For precision in modeling, use real time delay
  - NAND Gate

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 ENTITY NAND_Gate IS
4 PORT ( A : IN STD_LOGIC;
5 B : IN STD_LOGIC;
6 Q : OUT STD_LOGIC);
7 END NAND_Gate;
8
9 ARCHITECTURE Behavioral OF NAND_Gate IS
10 BEGIN
11 Q <= A NAND B AFTER 5ns;
12 END Behavioral;
13</pre>
```






34



- Using XOR operator
- Q gets A or B after a delta cycle
- XOR Gate

```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 ENTITY XOR_Gate IS
4 PORT ( A : IN STD_LOGIC;
5 B : IN STD_LOGIC;
6 Q : OUT STD_LOGIC);
7 END XOR_Gate;
8
9 ARCHITECTURE Behavioral OF XOR_Gate IS
10 BEGIN
11 Q <= A XOR B;
12 END Behavioral;</pre>
```








# **Concurrent vs. Sequential**


#### **Concurrent:**




- VHDL architecture is a concurrent. body
- A concurrent body can only include concurrent processes
- VHDL also allows sequential bodies
- A process statement is a sequential body, only sequential statement can go to sequential body

©2020 CINI, Zainalabedin Navabi

# **Sequential:**





# **Simple Signal Assignment**

Multiplexer

• A concurrent signal assignment can have an expression on RHS

dni

🦖 Cybersecurity National Lab

• Statements wait until an event occurs on any RHS signal

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    ENTITY mux2 IS
         PORT (
                 IN std logic;
                      std logic;
                 IN
                       std logic;
             sel: IN
                 : OUT std logic);
    END mux2;
10
    ARCHITECTURE expression OF mux2 IS
    BEGIN
13
         q <= (a AND (NOT(sel))) OR (b AND sel);
14
15
16
    END expression;
              VHDL for Modeling, Simulation and
```


©2020 CINI, Zamarabeum 1 vav



signal name <= expression;

#### **Concurrent Statements**

An architecture body can include a conditional signal assignment



## **Conditional Concurrent Signal Assignment**

#### Multiplexer


```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
   ENTITY mux4 IS
        PORT (
            a1 : IN std logic vector(2 DOWNTO 0);
            a2 : IN std logic vector(2 DOWNTO 0);
            a3 : IN std logic vector (2 DOWNTO 0);
            a4: IN std logic vector(2 DOWNTO 0);
            sel: IN std logic vector(1 DOWNTO 0);
            q : OUT std logic vector(2 DOWNTO 0));
    END mux4;
12
    ARCHITECTURE Dataflow OF mux4 IS
14
   BEGIN
15
16
        q <= a1 WHEN (sel = "00") ELSE</pre>
17
             a2 WHEN (sel = "01") ELSE
             a3 WHEN (sel = "10") ELSE
18
19
             a4 WHEN (sel = "11") ELSE
             "XXX";
```


- A conditional signal assignment can include a number of expressions followed by their corresponding conditions
- Sensitive to events on the RHS





**END** Dataflow:





## **Selected Concurrent Signal Assignment**

#### Multiplexer

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
   ENTITY mux4 IS
        PORT (
            a1 : IN std logic vector (2 DOWNTO 0);
                     std logic vector(2 DOWNTO 0);
            a3 : IN std logic vector (2 DOWNTO 0);
            a4: IN std logic vector (2 DOWNTO 0);
                     std logic vector(1 DOWNTO 0);
            sel: IN
10
               : OUT std logic vector(2 DOWNTO 0));
    END mux4;
    ARCHITECTURE Dataflow1 OF mux4 IS
   BEGIN
14
        WITH sel SELECT
            q <= a1
                       WHEN "00",
                                       WITH choice expression SELECT
                       WHEN "01",
16
                 a3
                       WHEN "10",
18
                 a4
```

WHEN OTHERS;


- There are expressions and choices
- **OTHERS** means none of the above
- Sensitive to events on the RHS

Concurrent Statement

19

**END** Dataflow1:


# **Concurrent Statements**



## **Component Direct Instantiation**

- Component instantiation identifies an instantiated component and how ports are connected
- Component instantiation is sensitive to inputs of the component being instantiated
- XOR using direct instantiations

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
    ENTITY XOR Gate Dire IS
        PORT ( in1 : IN
                         STD LOGIC;
               in2: IN
                         STD LOGIC;
                         STD LOGIC);
               out1: OUT
    END XOR Gate Dire;
   ARCHITECTURE Behavioral OF XOR Gate Dire IS
        SIGNAL S1, S2: STD LOGIC;
   BEGIN
        U1: ENTITY WORK.NAND Gate PORT MAP (A => in1, B => in2, Q => S1);
       _U2: ENTITY WORK OR Gate PORT MAP (A => inl B => in2 Q => S2);
13
       U3: ENTITY WORK.AND Gate PORT MAP (A => S1, B => S2, Q => out1)
14
    END Behavioral;
```




```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 DENTITY AND Gate IS
4 DORT (A: IN STD_LOGIC;
5 B: IN STD_LOGIC;
6 Q: OUT STD_LOGIC);
7 END AND Gate;
8
9 ARCHITECTURE Behavioral OF AND Gate IS
10 DEGIN
11 Q <= A AND B;
END Behavioral:
```

Concurrent Statements

## **Component Direct Instantiation**

- Component instantiation identifies an instantiated component and how ports are connected
- Component instantiation is sensitive to inputs of the component being instantiated
- XOR using direct instantiations

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
    ENTITY XOR Gate Dire IS
        PORT ( in1 : IN
                         STD LOGIC;
               in2: IN
                         STD LOGIC;
6
               out1: OUT
                         STD LOGIC);
                                                 Port Association
    END XOR Gate Dire;
   ARCHITECTURE Behavioral OF XOR Gate Dire IS
        SIGNAL S1, S2: STD LOGIC;
   BEGIN
        U1: ENTITY WORK.NAND Gate PORT MAP (A => in1, B => in2, Q => S1)
        U2: ENTITY WORK.OR Gate
                                  PORT MAP (A => in1, B => in2, Q => S2)
13
        U3: ENTITY WORK.AND Gate
                                 PORT MAP (A => S1, B => S2, Q => out1)
   END Behavioral;
```




```
1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 ENTITY AND_GATE IS
4 PORT (A: IN STD_LOGIC;
5 B: IN STD_LOGIC;
6 Q: OUT STD_LOGIC);
7 END AND_GATE;
8
9 ARCHITECTURE Behavioral OF AND_GATE IS
10 BEGIN
11 Q <= A AND B;
```

Concurrent Statements

## **Component Instantiations**

- A more flexible but harder way for component instantiation
  - XOR using component declaration

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
   ENTITY XOR Gate IS
        PORT ( in1 : IN
                          STD LOGIC:
               in2 : IN
                          STD LOGIC;
               out1: OUT
                         STD LOGIC);
    END XOR Gate;
   ARCHITECTURE Behavioral OF XOR Gate IS
        COMPONENT NAND Gate PORT
11
                       STD LOGIC;
            ( A : IN
                                             COMPONENT AND Gate PORT
              B: IN
                       STD LOGIC;
                                                            STD LOGIC;
              O: OUT
                       STD LOGIC);
                                    24
                                                   B : IN
                                                            STD LOGIC;
        END COMPONENT;
14
                                                   O: OUT
                                                            STD LOGIC);
                                    26
                                             END COMPONENT;
16
        COMPONENT OR Gate PORT
17
            ( A : IN
                       STD LOGIC:
                                             SIGNAL S1, S2: STD LOGIC;
              B: IN
                       STD LOGIC:
                                    29
              Q: OUT
                       STD LOGIC);
19
                                         BEGIN
        END COMPONENT:
                                             U1: NAND Gate PORT MAP (A => in1, B => in2, Q => S1);
                                     32
                                             U2: OR Gate PORT MAP (A => in1, B => in2, Q => S2);
                                             U3: AND Gate PORT MAP (A => S1, B => S2, Q => out1);
                                         END Behavioral:
                           VHDL for
```



Concurrent Statemonte

**Cybersecurity National Lab** 

### **Component Instantiations**

A more flexible but harder way for component instantiation

• XOR using component declaration

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
    ENTITY XOR Gate IS
        PORT ( in1 : IN
                           STD LOGIC:
                in2 : IN
                           STD LOGIC:
                           STD LOGIC);
                out1: OUT
    END XOR Gate;
   ARCHITECTURE Behavioral OF XOR Gate IS
        COMPONENT NAND Gate PORT
11
                        STD LOGIC;
             ( A : IN
                                               COMPONENT AND Gate PORT
               B: IN
                        STD LOGIC;
                                                    ( A : IN
                                                                STD LOGIC;
               O: OUT
                       STD LOGIC);
                                      24
                                                      B : IN
                                                                STD LOGIC;
        END COMPONENT;
14
                                                      O: OUT
                                                               STD LOGIC)
                                      26
                                               END COMPONENT:
16
        COMPONENT OR Gate PORT
17
             ( A : IN
                        STD LOGIC:
                                               SIGNAL S1, S2: STD LOGIC;
               B: IN
                        STD LOGIC:
                                      29
               Q: OUT
                        STD LOGIC);
19
                                           BEGIN
        END COMPONENT:
                                               U1: NAND Gate PORT MAP (A \Rightarrow in1, B \Rightarrow in2, Q \Rightarrow S1);
```

```
in1
                                                          out1
        in2 🗕
     out1 = (int1 + int2) \cdot (\overline{int1} + \overline{int2})
```

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY AND Gate IS
    PORT ( A : IN
                   STD LOGIC;
           B : IN
                    STD LOGIC:
           Q : OUT STD LOGIC);
END AND Gate;
ARCHITECTURE Behavioral OF AND Gate IS
BEGIN
    Q <= A AND B ;
END Behavioral:
```

Cybersecurity National Lab

**PORT MAP** (A => in1, B => in2, Q => S2);

U3: AND Gate PORT MAP (A  $\Rightarrow$  S1, B  $\Rightarrow$  S2, Q  $\Rightarrow$  out1); **END** Behavioral: VHDL for

U2: OR Gate

## **Examples:**

- Select a waveform based on its corresponding choice that matches sel
- Vertical bar can be used for multiple choices, e.g.

```
"0010" WHEN "00" | "01",
```

#### • Decoder

```
ENTITY dcd2to4 IS
        PORT (sel: IN std logic vector (1 DOWNTO 0);
                   OUT std logic vector (3 DOWNTO 0));
    END dcd2to4;
    ARCHITECTURE RTL OF dcd2to4 IS
   BEGIN
9
        WITH sel SELECT
            y <= "0001" WHEN "00",
11
                 "0010" WHEN "01",
                 "0100" WHEN "10",
                 "1000" WHEN "11",
14
                 "0000" WHEN OTHERS:
   END ARCHITECTURE RTL;
```


S	el	у3	y2	y1	y0		
0	0	0	0	0	1		
0	1	0	0	1	0		
1	0	0	1	0	0		
1	1	1	0	0	0		



### **Examples:**


• An architecture can include any number of concurrent statements

#### • Full Adder



**Cybersecurity National Lab** 








- Body of a process statement is a sequential body within which sequential statements fit
- Sequential statements within a process statements make the entire process statement a concurrent process within the architecture

  Concurrent

**Statements** 



### **Process Statement => Sensitivity List**

- The process sensitivity list, lists the signals that will cause the process statement to be executed
- Any transition on any of the signals in the signal sensitivity list will cause the process to execute

```
ARCHITECTURE Behavioral OF UP COUNTER IS
        SIGNAL counter up: std logic vector(3 DOWNTO 0);
   BEGIN
16
17
        PROCESS (clk, reset)
                                       sensitivity List
        BEGIN
19
20
             IF (clk'EVENT AND clk='1') THEN
21
                 IF (reset='1') THEN
22
                     counter up <= "0000";
23
                 ELSE
24
                     counter up <= counter up + "0001";</pre>
25
                 END IF:
26
             END IF;
27
28
        END PROCESS;
29
        counter <= counter up;</pre>
    END Behavioral:
```



### **Process Statements => Body**

#### Concurrent

```
ARCHITECTURE Behavioral OF UP COUNTER IS
        SIGNAL counter up: std logic vector(3 DOWNTO 0);
    BEGIN
16
17
        PROCESS (clk, reset)
18
        BEGIN
19
            IF (clk'EVENT AND clk='1') THEN
                 IF (reset='1') THEN
                     counter up <= "0000";
23
                 ELSE
24
                     counter up <= counter up + "0001";
                 END IF:
26
            END IF;
27
28
        END PROCESS;
29
        counter <= counter up;</pre>
31
    END Behavioral;
```

- Two concurrent processes in this architecture
- One is process statement sensitive to *clk* and *reset*
- The other is a signal assignment sensitive to counter\_up



# **Process Statements => Body**

```
ARCHITECTURE Behavioral OF UP COUNTER IS
        SIGNAL counter up: std logic vector(3 DOWNTO 0);
    BEGIN
16
17
        PROCESS (clk, reset)
18
        BEGIN
19
             IF (clk'EVENT AND clk='1') THEN
                 IF (reset='1') THEN
                     counter up <= "0000";
                 ELSE
                     counter up <= counter up + "0001";</pre>
                 END IF;
26
             END IF;
28
        END PROCESS;
29
        counter <= counter up;</pre>
31
    END Behavioral;
```

- Two concurrent processes in this architecture
- One is process statement sensitive to clk and reset
- The other is a signal assignment sensitive to counter\_up



## **Sequential Statements**

**Sequential Statements** 

- Let's look inside a process statement
- There can only be sequential statements

...

**Cybersecurity National Lab** 

**IF Statement** 

#### **CASE Statement**

FOR LOOP Statement

relation 1 THEN
sequential statements;
sequential statements;
sequential statements;
sequential statements;
sequential statements;
END IF;



#### **IF Statement**

Procedural Multiplexer

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
    ENTITY Mux2 IS
        PORT ( a
                   : IN std logic;
                   : IN std logic;
                   : IN std logic;
                   : IN std logic;
              sel : IN std logic vector (1 downto 0);
              out1 : OUT std logic);
                                                          if statement
    END Mux2;
    ARCHITECTURE procedural OF Mux2 IS
    BEGIN
14
        PROCESS(a, b, c, d, sel)
16
        BEGIN
            IF sel="00" THEN
               out1 <= a;
19
           ELSIF sel="01" THEN
               out1 <= b;
                                      IF condition 1 THEN
           ELSIF sel="10" THEN
                                          sequential statements;
               out1 <= c;
                                    ELSIF condition2 THEN
            ELSE
               out1 <= d;
                                          sequential statements;
            END IF;
                                     ELSE
26
        END PROCESS;
                                           sequential statements;
    END ARCHITECTURE procedural;
                                      END IF;
```


©2020 CINI, Zainalabedin Navabi

• A process statement with sensitivity list

 A concurrent process inside which is a conditional sequential if statement

## **Sequential Statements**

• Case statement is another sequential statement



**Cybersecurity National Lab** 


#### **CASE Statement**

- Procedural ALU
- A concurrent process with the sensitivity list
- A sequential case statement with choices selecting other
  - sequential statements
- When multiple choices exist, separate them with vertical bar, e.g., "00" | "0Z"

```
LIBRARY IEEE;
       USE IEEE.std logic 1164.ALL;
       USE IEEE.std logic unsigned.ALL;
      ENTITY alu8 IS
           PORT (left i, right i: IN std logic vector (7 DOWNTO 0);
                 mode : IN std logic vector (1 DOWNTO 0);
                  aluout : OUT std logic vector (7 DOWNTO 0));
       END ENTITY;
      ARCHITECTURE procedural OF alu8 IS BEGIN
           PROCESS (left i, right i, mode) BEGIN
               CASE mode IS
                    WHEN "00" => aluout <= left i + right i;</pre>
                    WHEN "01" => alwout <= left i - right i;
   16
                    WHEN "10" => alwout <= left i AND right i;
   17
                    WHEN "11" => alwout <= left i OR right i;
   18
   19
                    WHEN OTHERS => alwout <= "XXXXXXXXX";
  20
               END CASE;
                                       CASE expression IS
   21
           END PROCESS;
                                           WHEN choice => sequential statements;
                                           WHEN choice => sequential statements;
       END ARCHITECTURE procedural;
VHDL for Modeling, Simulation and Synthesis of RT- a:
                                           END CASE;
                ©2020 CINI, Zainalabedin Navaor
```

# **Sequential Statements**

• Another sequential statement is a for loop statement



•••

Cybersecurity National Lab

#### **FOR LOOP Statement**

Ones counter

```
LIBRARY IEEE:
    USE IEEE.std logic 1164.ALL;
    USE IEEE.std logic unsigned.ALL;
    ENTITY onescounter IS
        PORT ( a: IN std logic vector(7 DOWNTO 0);
               onescounter: OUT std logic vector(2 DOWNTO 0));
    END onescounter;
    ARCHITECTURE Behavioral OF onescounter IS
    BEGIN
13
        PROCESS (a)
            VARIABLE c: std logic vector(2 DOWNTO 0);
        BEGIN
            c := "000";
            FOR i IN 0 TO 7 LOOP
19
                 IF (a(i) = '1') THEN
                     c := c + 1;
                 END IF:
                                                  optional label: FOR loop parameter IN parameter range LOOP
            END LOOP;
24
            onescounter <= c;
        END PROCESS;
26
    END Behavioral;
```

- A process statement with signal a in its sensitivity list; variable c is declared that is only available within the process statement
- There are a total 5 sequential statements here

National Lab

sequential statements;

end loop optional label;

©2020 CINI, Zainalabecani I vavapi

#### **Examples:**

• Multiple Concurrent Statements

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    USE IEEE.std logic unsigned.ALL;
    ENTITY alu8 Mix IS
        PORT (A, B: IN std logic vector (7 DOWNTO 0);
 6
              mode: IN std logic vector (1 DOWNTO 0);
              zero flag, over flow : OUT std logic;
 9
              aluout : OUT std logic vector (7 DOWNTO 0));
10
    END ENTITY:
11
   ARCHITECTURE procedural OF alu8 Mix IS
        SIGNAL tmp : std logic vector (8 DOWNTO 0);
13
14
        SIGNAL alu: std logic vector (7 DOWNTO 0);
```

- An architecture can include signal assignments
- An architecture can have any number of concurrent statements
- There are a total of 5 concurrent statements here





### **Examples:**

```
BEGIN
    16
            tmp \le ('0' \& A) + ('0' \& B);
    17
            PROCESS (A, B, tmp, mode) BEGIN
    18
                 CASE mode IS
    19
                     WHEN "00" => alu <= tmp(7 DOWNTO 0); -- A+B
    20
                     WHEN "01" => IF (A > B) THEN -- Max(A, B)
   21
                                      alu <= A;
   22
                                   ELSE
   23
                                      alu <= B;
   24
                                   END IF;
   25
                     WHEN "10" => alu <= A AND B; -- A AND B
   26
10
                     WHEN "11" \Rightarrow alu \Leftarrow NOT(A) + 1; -- Two's complement(A)
    27
                     WHEN OTHERS => alu <= "XXXXXXXXX";
   28
                 END CASE;
   29
            END PROCESS;
    31
            PROCESS (tmp, mode) BEGIN
                 CASE mode IS
    33
                     WHEN "00" => over flow <= tmp(8);
    34
                     WHEN OTHERS => over flow <= '0';
                 END CASE;
    36
            END PROCESS;
    37
             zero flag <= '1' WHEN (alu = "00000000") ELSE '0';
            aluout <= alu;
        END ARCHITECTURE procedural;
                                                                                 iptions
```

- An architecture can include signal assignments
- An architecture can have any number of concurrent statements
- There are a total of 5 concurrent statements here

Semential States.

Cybersecurity National Lab