1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues




1- Introduction

- Abstraction Levels
- HDL/RTL Design Flow
- Hardware Description Language
- What is a testbench?
- What is a waveform?
- Simulation Environment
- Synthesis Concepts






Abstraction Levels





(HDL)

HDL/RTL Design Flow



Hardware description language (HDL) design is based on the creation and use of textural based descriptions of a digital logic circuit or system.

- Start with RTL description
- Perform functional simulation until satisfactory results
- Perform logic synthesis once VHDL description is finalized
- Synthesis produces some form of a netlist





Hardware Description Language


A picture is worth a thousand words.

NAND è un costrutto con due input, uno output. L'output diventa ...





A hardware description is worth a thousand pictures.






VHDL Description Language

```
5 PENTITY counter4 IS
6 PORT (reset, clk : IN std_logic;
count : OUT std_logic_vector (3 DOWNTO 0));
8 END ENTITY;
9
10 PARCHITECTURE procedural OF counter4 IS
11 SIGNAL cnt_reg : std_logic_vector (3 DOWNTO 0);
12 PBEGIN
13 PROCESS (clk)
14 BEGIN
15 IF (clk = '1' AND clk'EVENT) THEN
16 IF (reset='1') THEN
17 cnt_reg <="0000";
18 ELSE
19 cnt_reg <= cnt_reg + 1;
END IF;
END IF;
END IF;
END IF;
END ARCHITECTURE procedural;
```





HDL/RTL Design Flow




Hardware description language (HDL) design is based on the creation and use of textual based descriptions of a digital logic circuit or system.

A functional simulation simulates the hardware description to verify its logical correctness.

• Functional simulation requires a testbench




What is a Testbench?



- A testbench contains equipment for input generation
- It includes equipment for response observation and analysis
- Usually output is a waveform

1. Introduction


What is a Waveform?



In electronics, the **waveform** of a signal is the shape of its graph as a function of time, independent of its time and magnitude scales and of any displacement in time.








Simulation

- Simulation for design validation, done before a design is synthesized
- Also referred to as RT level, or Pre-synthesis Simulation
- Simulation at RT level is accurate to the clock level
- The advantage: its speed compared with simulations at the gate or transistor levels





HDL/RTL Design Flow



Hardware description language (HDL) design is based on the creation and use of textural based descriptions of a digital logic circuit or system.

A functional simulation simulates the hardware description to verify its logical correctness.

Synthesis is the process of taking some higher level description down to a lower level description.






Synthesis Concepts

```
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY UP COUNTER IS
    PORT (
        clk: IN std logic; -- clock input
        reset: IN std logic; -- reset input
        counter: OUT std logic vector (3 DOWNTO 0) -- output 4-bit counter
END UP COUNTER;
ARCHITECTURE Behavioral OF UP COUNTER IS
    SIGNAL counter up: std logic vector (3 DOWNTO 0);
    PROCESS (clk, reset)
        IF(clk'event AND clk='1') then
            IF(reset='1') then
                counter up <= "0000";
                counter up <= counter up + "0001";
        END IF;
    END PROCESS;
    counter <= counter_up;
```

VHDL Description

- A synthesizable description is fed to the VHDL synthesis tool
- The synthesis tool produces a netlist in one form or the other





Cybersecurity National Lab

VHDL