1- Introduction

2- Basic Structures of VHDL

3- Combinational Circuits

4- Sequential Circuits

5- Memory

6- Writing Testbenches

7- Synthesis Issues



4- Sequential Circuits

- Basic Memory Elements
 - Latch
 - D Flip-Flop
- Registers, Shifters and Counters
- State Machine Coding
 - Moore
 - Mealy
 - Huffman





• Latch

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
   ENTITY latch1 IS
        PORT (d, c: IN std logic; q: OUT std logic);
    END latch1;
    ARCHITECTURE behavioral OF latch1 IS
   BEGIN
10
        PROCESS (d, c)
        BEGIN
13
            IF c = '1' THEN
                q <= d;
            END IF;
16
        END PROCESS;
    END ARCHITECTURE behavioral;
```


- Use a process statement for describing a latch
- While *c* is one, *d* drives *q*
- Transparency when *c* is one





• A Positive-Edge D Flip-Flop

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
   ENTITY DFF1 IS
        PORT (d, clk: IN std logic; q : OUT std logic);
    END DFF1;
    ARCHITECTURE behavioral OF DFF1 IS
   BEGIN
10
        PROCESS (clk)
        BEGIN
            IF (clk = '1' AND clk'EVENT) THEN
14
                q <= d;
15
            END IF:
16
        END PROCESS;
18
    END ARCHITECTURE behavioral;
```




- Detect the edge of the clock and then put d into q
- An event on *clk* accompanied with *clk*=1, detects the rising edge
- This is a clocked process






60





DFF with Synchronous Control

```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY DFF1sr IS
    PORT (d, clk, s, r: IN std logic; q : OUT std logic);
END DFF1sr;
ARCHITECTURE behavioral OF DFF1sr IS
BEGIN
    PROCESS (clk)
    BEGIN
        IF clk = '1' AND clk'EVENT THEN
            IF s = '1' THEN
                q <= '1';
            ELSIF r = '1' THEN
                q <= '0':
            ELSE
                q <= d;
            END IF;
        END IF;
    END PROCESS;
    ARCHITECTURE behavioral;
```




- Use sequential statements in a clocked process to add other functionalities
- This is synchronous control, r, s






61



• DFF with Asynchronous Control

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
   ENTITY DFF1sr IS
       PORT (d, clk, s, r: IN std logic; q : OUT std logic);
    END DFF1sr;
    ARCHITECTURE asynchronous OF DFF1sr IS
   BEGIN
10
        PROCESS (clk, s, r) BEGIN
             IF s = '1' THEN
                a <= '1';
            ELSIF r = '1' THEN
14
                a <= '0';
15
            ELSIF (clk = '1' AND clk'EVENT) THEN
16
                 a <= d;
            END IF;
18
        END PROCESS;
    END ARCHITECTURE asynchronous;
```



- Implement asynchronous behavior by including corresponding signals in the sensitivity list.
- Clock edge detection becomes the last condition



Register

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    ENTITY register8 IS
        PORT (
                   : IN std logic vector (7 DOWNTO 0);
            clk, s, r
                         : IN std logic;
                   : OUT std logic vector ( 7 DOWNTO 0));
    END register8;
    ARCHITECTURE behavioral OF register8 IS
   BEGIN
13
        PROCESS (clk)
14
        BEGIN
15
            IF (clk = '1' AND clk'EVENT) THEN
16
                IF s= '1' THEN
17
                    q <= (OTHERS => '1');
                ELSIF r = '1' THEN
19
                    q <= (OTHERS => '0');
                ELSE
                    q <= d;
                END IF;
23
            END IF;
        END PROCESS;
    END behavioral;
```

- For registers use *std_logic_vector*
- Everything else basically remains the same

Sequential C



of RT- and Gate-Level Descriptions

• Shift-Registers

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    ENTITY shift req4 IS
       PORT (
              : IN std logic vector (3 DOWNTO 0);
          clk, ld, rst, l r, s in : IN std logic;
          q : OUT std logic vector (3 DOWNTO 0));
    END shift req4;
    ARCHITECTURE behavioral OF shift reg4 IS
   BEGIN
13 🖨
        PROCESS (clk)
14
            VARIABLE q t: std logic vector (3 DOWNTO 0);
15
        BEGIN
16 🖨
            IF (clk = '1' AND clk'EVENT) THEN
                IF rst= '1' THEN
18
                    q t := (OTHERS => '0');
19
                ELSIF 1d = '1' THEN
20
                    q t := d;
21
                ELSIF 1 r = '1' THEN
                    q t := q t (2 DOWNTO 0) & s in ;
23
                ELSE
24
                    q t := s in & q t (3 DOWNTO 1);
                END IF;
26
            END IF;
            q <= q t;
        END PROCESS:
   END behavioral;
```

- Can add functionality such as increment, decrement, shift, etc.
- This is a right/left shift register
- In VHDL cannot use output on RHS, so use a temporary variable



Counter

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    USE IEEE.std logic unsigned.ALL;
    ENTITY counter4 IS
        PORT (clk, reset : IN std logic;
              count : OUT std logic vector (3 DOWNTO 0));
    END ENTITY;
   ARCHITECTURE procedural OF counter4 IS
        SIGNAL cnt reg : std logic vector (3 DOWNTO 0);
   BEGIN
        PROCESS (clk)
14
        BEGIN
            IF (clk = '1' AND clk'EVENT) THEN
16
                IF (reset='1') THEN
                     cnt req <="0000";
18
                ELSE
                     cnt reg <= cnt reg + "0001";</pre>
                END IF;
21
            END IF:
        END PROCESS;
        count <= cnt reg;</pre>
    END ARCHITECTURE procedural;
```

- Synchronous reset
- Functionality is to increment
- Cannot use output on RHS
- Use a temporary signal, i.e., *cnt_reg*





65

Unconstrained Counter

```
LIBRARY IEEE:
    USE IEEE.std logic 1164.ALL;
    USE IEEE.std logic unsigned.ALL;
   ENTITY counterN IS
        PORT (clk, reset, load : IN std logic;
              d: IN std logic vector;
              count : OUT std logic vector);
    END ENTITY;
   ARCHITECTURE procedural OF counterN IS
        SIGNAL cnt reg : std logic vector ( d'RANGE );
   BEGIN
14
        PROCESS (clk)
        BEGIN
16 🖨
            IF (clk = '1' AND clk'EVENT) THEN
                IF (reset = '1') THEN
                     cnt req <= (OTHERS=>'0');
                ELSIF (load = '1') THEN
19 🖨
                     cnt reg <= d;
                 ELSE
                     cnt reg <= cnt reg + 1;</pre>
                 END IF;
24
            END IF;
25
        END PROCESS:
        count <= cnt reg;</pre>
    END ARCHITECTURE procedural;
```

- N-bit up counter uses unconstrained vectors
- Size is fixed when instantiated





66

• Unconstrained Counter with Generic

```
LIBRARY IEEE;
    USE IEEE.std logic 1164.ALL;
    USE IEEE.std logic unsigned.ALL;
    USE IEEE.numeric std.ALL;
    ENTITY counterNupM IS
        GENERIC( M: integer:=4 );
        PORT (clk, reset, load : IN std logic;
8 🖨
              d : IN std logic vector;
              count : OUT std logic vector);
    END ENTITY;
   ARCHITECTURE procedural OF counterNupM IS
        SIGNAL cnt reg : std logic vector ( d'RANGE );
    BEGIN
16
        PROCESS (clk)
        BEGIN
            IF (clk = '1' AND clk'EVENT) THEN
19 ₺
                IF (reset = '1') THEN
                     cnt reg <= (OTHERS=>'0');
                ELSIF (load = '1') THEN
                     cnt req <= d;
                ELSE
                     cnt req <= cnt req + std logic vector(to unsigned(M, d'length));</pre>
                END IF:
            END IF;
        END PROCESS;
        count <= cnt reg;</pre>
    END ARCHITECTURE procedural;
```

- Use **generic** for count up
- **generic** *M* will be determined by **generic map** when counter is instantiated



el Descriptions

GENERIC(M: integer:=4);

PORT (clk, reset, load : IN std

d : IN std logic vector;

count : OUT std logic vect

8 🛓


END ENTITY:

9

```
Unconstrained Counter with (
                                      uut: ENTITY WORK.counterNupM
  LIBRARY IEEE;
                                               GENERIC MAP (M => 3)
  USE IEEE.std logic 1164.ALL;
                                               PORT MAP (
  USE IEEE.std logic unsigned.ALL;
                                                   clk => clk,
  USE IEEE.numeric std.ALL;
                                                   reset => reset,
  ENTITY counterNupM IS
```


- load => load,
 - $d \implies "00010",$ count => count
 -);

- Use **generic** for count up
- **generic** *M* will be determined by **generic map** when counter is instantiated



```
ELSIF (load = '1') THEN
                     cnt req <= d;
                 ELSE
24
                     cnt req <= cnt req + std logic vector(to unsigned(M, d'length));</pre>
                 END IF:
             END IF:
         END PROCESS;
        count <= cnt reg;
        ARCHITECTURE procedural:
```

- A Moore Machine 110 Sequence Detector
- Define states by an enumeration type
- As before, use a clocked process
- Follow the same rules for a synchronous an asynchronous control






deling, Simulation and Synthesis of RT- and Gate-Level Descriptions

©2020 CINI, Zainalabedin Navabi



- A Moore Machine 110 Sequence Detector
- Define states by an enumeration type
- As before, use a clocked process
- Follow the same rules for a synchronous an asynchronous control
- Best is to use a separate concurrent assignment for the output

The State in which the 110 sequence is detected.



It Takes at least 3 clock periods to get to the s3 state



Cybersecurity National Lab

States are named:

s0, s1, s2, s3

deling, Simulation and Synthesis of RT- and Gate-Level Descriptions ©2020 CINI, Zainalabedin Navabi


reset

Initial

State

• A Moore Machine 110 Sequence Detector

```
LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
   ENTITY detector110 IS
        PORT (a, clk, reset : IN std logic; w : OUT std logic);
    END ENTITY;
   ARCHITECTURE procedural OF detector110 IS
        TYPE state IS (S0, S1, S2, S3);
        SIGNAL current : state := S0;
   BEGIN
        PROCESS (clk) BEGIN
            IF (clk = '1' AND clk'EVENT) THEN
14
                IF reset = '1' THEN current <= S0;</pre>
                ELSE
                     CASE current IS
                         WHEN S0 =>
                             IF a='1' THEN current <= S1;</pre>
                             ELSE current <= S0; END IF;
```




- Declare *current* as the register that holds the FSM state; two bits
- User a process statement for transitions
- Use a signal assignment for the output
- Can use a process statement for the output if output is more complex





• A Moore Machine 110 Sequence Detector

```
reset
    LIBRARY IEEE;
    USE IEEE.STD LOGIC 1164.ALL;
   ENTITY detector110 IS
         PORT (a, clk, reset : IN std logic; w : OUT std logic);
    END ENTITY;
   ARCHITECTUPE procedure | OF detector110 TC
                                          WHEN S1 =>
        TYPE s
                                               IF a='1' THEN current <= S2;</pre>
         SIGNAL
                                               ELSE current <= S0; END IF;</pre>
   BEGIN
                                          WHEN S2 =>
         PROCES
                                               IF a='1' THEN current <= S2;</pre>
             IF 24
                                               ELSE current <= S3; END IF;</pre>
14
                                          WHEN S3 =>
                                               IF a='1' THEN current <= S1;</pre>
                                               ELSE current <= S0; END IF;
                                          WHEN OTHERS => current <= S0;
                                      END CASE;
                                 END IF;
                             END IF:
                         END PROCESS;
                34
                         W \le '1' WHEN current = S3 ELSE '0':
                    END ARCHITECTURE procedural;
```




- Declare *current* as the register that holds the FSM state; two bits
- User a process statement for transitions
- Use a signal assignment for the output
- Can use a process statement for the output if output is more complex





- A Mealy Machine 1101 Sequence Detector
- Output is issued on the edges
- Use the same coding style








• A Mealy Machine 1101 Sequence Detector

```
LIBRARY IEEE:
    USE IEEE.STD LOGIC 1164.ALL;
    ENTITY detector1101 IS
        PORT (a, clk, reset : IN std logic; w : OUT std logic);
    END ENTITY;
    ARCHITECTURE procedural OF detector1101 IS
        TYPE state IS (S0, S1, S2, S3);
        SIGNAL current : state := S0;
   BEGIN
        PROCESS (clk) BEGIN
13
            IF (clk = '0' AND clk'EVENT) THEN
                 IF reset = '1' THEN current <= S0;</pre>
14
15
                 ELSE
16
                     CASE current IS
17
                         WHEN S0 =>
18
                             IF a='1' THEN current <= S1;</pre>
19
                             ELSE current <= S0; END IF;
```




- Use the same style as registers and counters
- Use a cocked process
- Synchronous/Asynchronous control rules are applied
- A separate concurrent process is used for output





A Mealy Machine 1101 Sequence Detector

```
LIBRARY IEEE:
USE IEEE.STD LOGIC 1164.ALL;
ENTITY detector1101 IS
    PORT (a, clk, reset : IN std logic; w : OUT std logic);
END ENTITY;
                            WHEN S1 =>
 21
                                IF a='1' THEN current <= S2:</pre>
                                ELSE current <= S0; END IF;</pre>
                           WHEN S2 =>
                                IF a='1' THEN current <= S2;</pre>
                                ELSE current <= S3; END IF;</pre>
 26
                            WHEN S3 =>
                                IF a='1' THEN current <= S1;</pre>
                                ELSE current <= S0; END IF;</pre>
                            WHEN OTHERS => current <= S0;
                       END CASE;
                   END IF;
              END IF:
          END PROCESS:
 34
          w <= '1' WHEN (current = S3 AND a='1') ELSE '0';
     END ARCHITECTURE procedural;
```



- Use the same style as registers and counters
- Use a cocked process
- Synchronous/Asynchronous control rules are applied
- A separate concurrent process is used for output





• Mealy vs. Moore

Moore Machine

- 1. Output depends on the present state only
- 2. Input changes between clock don't propagate to the output
- 3. Generally, it has more states than Mealy
- 4. It reacts slower to inputs (One clock cycle later)
- 5. Output is always synchronous with the clock

Mealy Machine


- Output depends on the present state and present input
- 2. Synchronous input changes can propagate to the output
- 3. Generally, it has fewer states than Moore Machine
- 4. They react faster to inputs
- 5. Asynchronous output generation

• Don't use mealy unless its input comes from a circuit synchronized with the same clock





State Machines - Huffman Model




- A better coding style for sequential circuit; separates combinational and sequential parts
- This is called Huffman model
- Alternatively, can further separate outputs from transitions

Cybersecurity National Lab

©2020 CINI, Zainalabedin Navabi


State Machines - Huffman Model



- A better coding style for sequential circuit; separates combinational and sequential parts
- This is called Huffman model
- Alternatively, can further separate outputs from transitions



State Machines - Huffman Model




- A better coding style for sequential circuit; separates combinational and sequential parts
- This is called Huffman model
- Alternatively, can further separate outputs from transitions





```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY moore detector IS
    PORT (a, rst, clk : IN std logic; w : OUT std logic);
END ENTITY ;
ARCHITECTURE procedural OF moore detector IS
    TYPE state IS (S0, S1, S2, S3);
    SIGNAL p state, n state: state;
```




dni

- The same Moore detector using Huffman
- All combinational inputs appear on the sensitivity list
- All combinational outputs receive a value no matter what
- The register block is just a clocked process




```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
           combinational: PROCESS (p state, a) BEGIN
 14
               n state <= S0;
               w <= '0';
 16
               CASE p state IS
                    WHEN SO =>
                        IF a='1' THEN n state <= S1;</pre>
 19
                        ELSE n state <= S0; END IF;</pre>
                        W <= '0';
                    WHEN S1 =>
                        IF a='1' THEN n state <= S2;</pre>
                        ELSE n state <= S0; END IF;</pre>
                        w <= '\o';
 24
                    WHEN S2 =>
                        IF a='1' THEN n state <= S2;</pre>
                        ELSE n state <= S3; END IF;</pre>
                        w <= '0';
 29
                    WHEN S3 =>
                        IF a='1' THEN n state <= S1;</pre>
                        IF a='1' THEN n state <= S1;</pre>
                        ELSE n state <= S0; END IF;</pre>
                        W \le '1';
 34
                   WHEN OTHERS => n state <= S0;</pre>
               END CASE;
 36
          END PROCESS combinational;
```



dni



```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
          combinational: PROCESS (p state, a) BEGIN
 14
              n state <= S0;
                 sequential: PROCESS (clk) BEGIN
 16
        39
                      IF (clk = '1' AND clk'EVENT) THEN
        40
                          IF rst = '1' THEN
        41
                              p state <= S0;
 19
                          ELSE
        43
                              p state <= n state;
        44
                          END IF;
        45
                      END IF:
        46
                 END PROCESS sequential;
 24
        47
             END ARCHITECTURE;
        49
                       w <= '0';
 29
                   WHEN S3 =>
                       IF a='1' THEN n state <= S1;</pre>
                       IF a='1' THEN n state <= S1;</pre>
                       ELSE n state <= S0; END IF;</pre>
                       W \le '1';
 34
                  WHEN OTHERS => n state <= S0;</pre>
              END CASE;
 36
          END PROCESS combinational;
```



dni

Cybersecurity National Lab



©2020 CINI, Zainalabedin Navabi


matter what

• A More Modular Moore State Machine Style for 110 Sequence Detector

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

BENTITY moore_modular IS
PORT (a, clk, rst : IN std_logic; w : OUT std_logic);
END ENTITY moore_modular;

ARCHITECTURE procedural OF moore_modular IS
TYPE state IS (S0, S1, S2, S3);
SIGNAL p_state, n_state : state;
```




dni



• A More Modular Moore State Machine Style for 110 Sequence Detector

```
LIBRARY IEEE;
         BEGIN
4 ₽113
               PROCESS (p state, a) BEGIN
                    CASE p state IS
                        WHEN SO =>
     16
                             IF a='1' THEN n state <= S1;</pre>
                             ELSE n state <= S0; END IF;</pre>
                        WHEN S1 =>
                             IF a='1' THEN n state <= S2;</pre>
                             ELSE n state <= S0; END IF;</pre>
                        WHEN S2 =>
                             IF a='1' THEN n state <= S2;</pre>
                             ELSE n state <= S3; END IF;</pre>
     24
                        WHEN S3 =>
                             IF a='1' THEN n state <= S1;</pre>
                             ELSE n state <= S0; END IF;</pre>
     27
                        WHEN OTHERS => n state <= S0;
                    END CASE;
     29
               END PROCESS;
```




dni



• A More Modular Moore State Machine Style for 110 Sequence Detector

```
LIBRARY IEEE;
    BEGIN
           PROCESS (p state, a) BEGIN
               CASE p state IS
                    WHEN SO =>
                        IF a='1' THEN n state <= S1;</pre>
                        ELSE n state <= S0; END IF;</pre>
                    WHEN S1 =>
                        IF a='1' THEN n state <= S2;</pre>
                        ELSE n state <= S0; END IF;</pre>
                    WHEN S2 =>
                        IF a='1' THEN n state <= S2;</pre>
                        ELSE n state <= S3; END IF;</pre>
                    WHEN S3 =>
                        IF a='1' THEN n state <= S1;</pre>
                        ELSE n state <= S0; END IF;</pre>
 27
                    WHEN OTHERS => n state <= S0;
               END CASE;
 29
           END PROCESS;
```



dni




• A More Modular Moore State Machine Style for 110 Sequence Detector

```
LIBRARY IEEE;
    BEGIN
                                                                                  reset
                    PROCESS (p_state, a) BEGIN
                        CASE p state IS
                             WHEN SO => w <= '0';
16
          34
                             WHEN S3 => w <= '1';
                             WHEN OTHERS => W <= '0':
                        END CASE;
                                                                                                               Output Block
          39
                    END PROCESS;
                                                                                                                           Primary Outputs
                                                                                              Primary Input
          40
          41
                    sequential: PROCESS (clk) BEGIN
          42
                                   '1' AND clk'EVENT) THEN
          43
                             IF rst = '1' THEN
                                                                                                               Transition Block
                                 p state <= S0;
                                                                                                p_state
                                                                                                                              n_state
          45
                             ELSE
          46
                                 p state <= n state;
 29
                             END IF;
                                                                                                              Register
          48
                        END IF;
          49
                    END PROCESS sequential;
               END ARCHITECTURE;
```



dni

• A More Modular Moore State Machine Style for 110 Sequence Detector





dni