

# 1- Introduction

## 2- Basic Structures of VHDL

## 3- Combinational Circuits

## 4- Sequential Circuits

## 5- Memory

## 6- Writing Testbenches

## 7- Synthesis Issues








## 8- RTL Cores

### 3- Combinational Circuits

- **Gate Level Combinational Circuits**
- **Concurrent vs. Sequential**
- **Concurrent Statements**
  - Signal Assignments
  - Component Instantiations
  - Process Statements
- **Sequential Statements**
  - IF Statement
  - CASE Statement
  - FOR LOOP Statement
- **Examples**

# Basic Logic Gates


- Let's start with describing basic gates in VHDL

Name	NOT	AND	NAND	OR	NOR	XOR	XNOR																																																																																																
Alg. Expr.	$\overline{A}$	$AB$	$\overline{AB}$	$A + B$	$\overline{A + B}$	$A \oplus B$	$\overline{A \oplus B}$																																																																																																
Symbol																																																																																																							
VHDL Operator	not	and	nand	or	nor	xor	xnor																																																																																																
Truth Table	<table><tr><th>A</th><th>y</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	y	0	1	1	0	<table><tr><th>B</th><th>A</th><th>y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	y	0	0	0	0	1	0	1	0	0	1	1	1	<table><tr><th>B</th><th>A</th><th>y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	y	0	0	1	0	1	1	1	0	1	1	1	0	<table><tr><th>B</th><th>A</th><th>y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	y	0	0	0	0	1	1	1	0	1	1	1	1	<table><tr><th>B</th><th>A</th><th>y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	y	0	0	1	0	1	0	1	0	0	1	1	0	<table><tr><th>B</th><th>A</th><th>y</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	y	0	0	0	0	1	1	1	0	1	1	1	0	<table><tr><th>B</th><th>A</th><th>y</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	y	0	0	1	0	1	0	1	0	0	1	1	1
A	y																																																																																																						
0	1																																																																																																						
1	0																																																																																																						
B	A	y																																																																																																					
0	0	0																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					
B	A	y																																																																																																					
0	0	1																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	y																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	1																																																																																																					
B	A	y																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	0																																																																																																					
B	A	y																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	y																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					

3- Combinational Circuits

# Gate Level Combinational Circuits

- We use *IEEE.STD\_LOGIC\_1164*
- Architecture uses a concurrent signal assignment
- AND Gate




```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY AND_Gate IS
4  PORT ( A : IN    STD_LOGIC;
5         B : IN    STD_LOGIC;
6         Q : OUT   STD_LOGIC);
7  END AND_Gate;
8
9  ARCHITECTURE Behavioral OF AND_Gate IS
10 BEGIN
11     Q <= A AND B ; ← Signal Assignment
12 END Behavioral;
```

# Gate Level Combinational Circuits

- Using OR operator


- OR Gate

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY OR_Gate IS
4  PORT ( A : IN    STD_LOGIC;
5        B : IN    STD_LOGIC;
6        Q : OUT   STD_LOGIC);
7  END OR_Gate;
8
9  ARCHITECTURE Behavioral OF OR_Gate IS
10 BEGIN
11     Q <= A OR B ;
12 END Behavioral;
```



# Gate Level Combinational Circuits


- Like others the statement is sensitive to events on its right hand side
- For precision in modeling, use real time delay
- NAND Gate



```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY NAND_Gate IS
4  PORT ( A : IN  STD_LOGIC;
5         B : IN  STD_LOGIC;
6         Q : OUT  STD_LOGIC);
7  END NAND_Gate;
8
9  ARCHITECTURE Behavioral OF NAND_Gate IS
10 BEGIN
11     Q <= A NAND B AFTER 5ns;
12 END Behavioral;
13
```

# Gate Level Combinational Circuits


- Using XOR operator
- Q gets A or B after a delta cycle
- XOR Gate



```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY XOR_Gate IS
4  PORT ( A : IN    STD_LOGIC;
5         B : IN    STD_LOGIC;
6         Q : OUT   STD_LOGIC);
7  END XOR_Gate;
8
9  ARCHITECTURE Behavioral OF XOR_Gate IS
10 BEGIN
11     Q <= A XOR B;
12 END Behavioral;
```

# Concurrent vs. Sequential

## Concurrent:



- VHDL architecture is a concurrent body
- A concurrent body can only include concurrent processes
- VHDL also allows sequential bodies
- A process statement is a sequential body, only sequential statement can go to sequential body

## Sequential:




3- Combinational Circuits



# Concurrent Statements

- Concurrent statements are placed in the architecture body
- Each statement is a process



# Simple Signal Assignment

- Multiplexer


- A concurrent signal assignment can have an expression on RHS
- Statements wait until an event occurs on any RHS signal

```
1  LIBRARY IEEE;  
2  USE IEEE.std_logic_1164.ALL;  
3  ENTITY mux2 IS  
4  PORT (  
5      a : IN  std_logic;  
6      b : IN  std_logic;  
7      sel: IN  std_logic;  
8      q  : OUT std_logic);  
9  END mux2;  
10  
11  ARCHITECTURE expression OF mux2 IS  
12  BEGIN  
13  
14      q <= (a AND (NOT(sel))) OR (b AND sel);  
15  
16  END expression;
```

signal\_name <= expression;

# Concurrent Statements

- An architecture body can include a conditional signal assignment



# Conditional Concurrent Signal Assignment

- Multiplexer

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  ENTITY mux4 IS
4  PORT (
5      a1 : IN  std_logic_vector(2 DOWNTO 0);
6      a2 : IN  std_logic_vector(2 DOWNTO 0);
7      a3 : IN  std_logic_vector(2 DOWNTO 0);
8      a4 : IN  std_logic_vector(2 DOWNTO 0);
9      sel: IN  std_logic_vector(1 DOWNTO 0);
10     q  : OUT std_logic_vector(2 DOWNTO 0));
11 END mux4;
12
13 ARCHITECTURE Dataflow OF mux4 IS
14 BEGIN
15
16     q <= a1 WHEN (sel = "00") ELSE
17         a2 WHEN (sel = "01") ELSE
18         a3 WHEN (sel = "10") ELSE
19         a4 WHEN (sel = "11") ELSE
20         "XXX";
21
22 END Dataflow;
```

- A conditional signal assignment can include a number of expressions followed by their corresponding conditions
- Sensitive to events on the RHS

```
signal_name <= expression_1 WHEN condition_1 ELSE
               expression_2 WHEN condition_2 ELSE
               ..
               expression_n ;
```

# Concurrent Statements

## Concurrent Statements

### Signal Assignment

### Component Instantiations

### Process Statements

...

#### Simple

#### Conditional

#### Selected

$\leq$

when-else

with-select-when

- An architecture body can include a selected signal assignment

3- Combinational Circuits

# Concurrent Statements

```
WITH choice_expression SELECT  
  signal_name <= expression_1 WHEN choice_1,  
  signal_name <= expression_2 WHEN choice_2,  
  ...  
  signal_name <= expression_n WHEN choice_n;
```

## Concurrent Statements

### Signal Assignment

### Component Instantiations

### Process Statements

...

#### Simple

<=

#### Conditional

when-else

#### Selected

with-select-when

- An architecture body can include a selected signal assignment

3- Combinational Circuits

# Selected Concurrent Signal Assignment

- Multiplexer


```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  ENTITY mux4 IS
4  PORT (
5      a1 : IN  std_logic_vector(2 DOWNTO 0);
6      a2 : IN  std_logic_vector(2 DOWNTO 0);
7      a3 : IN  std_logic_vector(2 DOWNTO 0);
8      a4 : IN  std_logic_vector(2 DOWNTO 0);
9      sel: IN  std_logic_vector(1 DOWNTO 0);
10     q  : OUT std_logic_vector(2 DOWNTO 0));
11 END mux4;
12 ARCHITECTURE Dataflow1 OF mux4 IS
13 BEGIN
14     WITH sel SELECT
15         q <= a1    WHEN "00",
16              a2    WHEN "01",
17              a3    WHEN "10",
18              a4    WHEN "11",
19              "XXX" WHEN OTHERS;
20 END Dataflow1;
```

- There are expressions and choices
- **OTHERS** means none of the above
- Sensitive to events on the RHS

```
WITH choice_expression SELECT
    signal_name <= expression_1 WHEN choice_1,
                    expression_2 WHEN choice_2,
                    ...
                    expression_n WHEN choice_n;
```

# Concurrent Statements

- Another concurrent process that fits in an architecture is component instantiation






# Component Direct Instantiation

- Component instantiation identifies an instantiated component and how ports are connected
- Component instantiation is sensitive to inputs of the component being instantiated
- XOR using direct instantiations

```

1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY XOR_Gate_Dire IS
4  PORT ( in1 : IN   STD_LOGIC;
5         in2 : IN   STD_LOGIC;
6         out1: OUT  STD_LOGIC);
7  END XOR_Gate_Dire;
8
9  ARCHITECTURE Behavioral OF XOR_Gate_Dire IS
10     SIGNAL S1, S2: STD_LOGIC;
11 BEGIN
12     U1: ENTITY WORK.NAND_Gate PORT MAP (A => in1, B => in2, Q => S1);
13     U2: ENTITY WORK.OR_Gate  PORT MAP (A => in1, B => in2, Q => S2);
14     U3: ENTITY WORK.AND_Gate PORT MAP (A => S1, B => S2, Q => out1);
15 END Behavioral;
    
```



```


1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY AND_Gate IS
4  PORT ( A : IN   STD_LOGIC;
5         B : IN   STD_LOGIC;
6         Q : OUT  STD_LOGIC);
7  END AND_Gate;
8
9  ARCHITECTURE Behavioral OF AND_Gate IS
10 BEGIN
11     Q <= A AND B ;
12 END Behavioral;
    
```

# Component Direct Instantiation

- Component instantiation identifies an instantiated component and how ports are connected
- Component instantiation is sensitive to inputs of the component being instantiated
- XOR using direct instantiations

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY XOR_Gate_Dire IS
4  PORT ( in1 : IN    STD_LOGIC;
5         in2 : IN    STD_LOGIC;
6         out1: OUT   STD_LOGIC);
7  END XOR_Gate_Dire;
8
9  ARCHITECTURE Behavioral OF XOR_Gate_Dire IS
10     SIGNAL S1, S2: STD_LOGIC;
11 BEGIN
12     U1: ENTITY WORK.NAND_Gate PORT MAP (A => in1, B => in2, Q => S1);
13     U2: ENTITY WORK.OR_Gate  PORT MAP (A => in1, B => in2, Q => S2);
14     U3: ENTITY WORK.AND_Gate PORT MAP (A => S1, B => S2, Q => out1);
15 END Behavioral;
```

Port Association




```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY AND_Gate IS
4  PORT ( A : IN    STD_LOGIC;
5         B : IN    STD_LOGIC;
6         Q : OUT   STD_LOGIC);
7  END AND_Gate;
8
9  ARCHITECTURE Behavioral OF AND_Gate IS
10 BEGIN
11     Q <= A AND B ;
12 END Behavioral;
```

# Component Instantiations

- A more flexible but harder way for component instantiation
- XOR using component declaration

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY XOR_Gate IS
4  PORT ( in1 : IN   STD_LOGIC;
5         in2 : IN   STD_LOGIC;
6         out1: OUT  STD_LOGIC);
7  END XOR_Gate;
8
9  ARCHITECTURE Behavioral OF XOR_Gate IS
10 COMPONENT NAND_Gate PORT
11     ( A : IN   STD_LOGIC;
12       B : IN   STD_LOGIC;
13       Q : OUT  STD_LOGIC);
14 END COMPONENT;
15
16 COMPONENT OR_Gate PORT
17     ( A : IN   STD_LOGIC;
18       B : IN   STD_LOGIC;
19       Q : OUT  STD_LOGIC);
20 END COMPONENT;
```


```
21
22 COMPONENT AND_Gate PORT
23     ( A : IN   STD_LOGIC;
24       B : IN   STD_LOGIC;
25       Q : OUT  STD_LOGIC);
26 END COMPONENT;
27
28 SIGNAL S1, S2: STD_LOGIC;
29
30 BEGIN
31     U1: NAND_Gate PORT MAP (A => in1, B => in2, Q => S1);
32     U2: OR_Gate  PORT MAP (A => in1, B => in2, Q => S2);
33     U3: AND_Gate PORT MAP (A => S1, B => S2, Q => out1);
34 END Behavioral;
```



3- Combinational Circuits  
Concurrent Statements

# Component Instantiations

- A more flexible but harder way for component instantiation
- XOR using component declaration



```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY XOR_Gate IS
4  PORT ( in1 : IN   STD_LOGIC;
5         in2 : IN   STD_LOGIC;
6         out1: OUT  STD_LOGIC);
7  END XOR_Gate;
8
9  ARCHITECTURE Behavioral OF XOR_Gate IS
10 COMPONENT NAND_Gate PORT
11 ( A : IN   STD_LOGIC;
12  B : IN   STD_LOGIC;
13  Q : OUT  STD_LOGIC);
14 END COMPONENT;
15
16 COMPONENT OR_Gate PORT
17 ( A : IN   STD_LOGIC;
18  B : IN   STD_LOGIC;
19  Q : OUT  STD_LOGIC);
20 END COMPONENT;
```

```
21
22
23 COMPONENT AND_Gate PORT
24 ( A : IN   STD_LOGIC;
25  B : IN   STD_LOGIC;
26  Q : OUT  STD_LOGIC);
27 END COMPONENT;
```

```
28 SIGNAL S1, S2: STD_LOGIC;
29
30 BEGIN
31 U1: NAND_Gate PORT MAP (A => in1, B => in2, Q => S1);
32 U2: OR_Gate   PORT MAP (A => in1, B => in2, Q => S2);
33 U3: AND_Gate  PORT MAP (A => S1, B => S2, Q => out1);
34 END Behavioral;
```

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY AND_Gate IS
4  PORT ( A : IN   STD_LOGIC;
5         B : IN   STD_LOGIC;
6         Q : OUT  STD_LOGIC);
7  END AND_Gate;
8
9  ARCHITECTURE Behavioral OF AND_Gate IS
10 BEGIN
11 Q <= A AND B ;
12 END Behavioral;
```

## Examples:

- Select a waveform based on its corresponding choice that matches *sel*
- Vertical bar can be used for multiple choices, e.g.

"0010" WHEN "00" | "01",

- Decoder

```
1 ENTITY dcd2to4 IS
2   PORT (sel: IN  std_logic_vector (1 DOWNTO 0);
3         y:  OUT std_logic_vector (3 DOWNTO 0));
4 END dcd2to4;
5
6 ARCHITECTURE RTL OF dcd2to4 IS
7 BEGIN
8
9     WITH sel SELECT
10      y <= "0001" WHEN "00",
11           "0010" WHEN "01",
12           "0100" WHEN "10",
13           "1000" WHEN "11",
14           "0000" WHEN OTHERS;
15
16 END ARCHITECTURE RTL;
```



sel		y3	y2	y1	y0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

## Examples:

- An architecture can include any number of concurrent statements

- Full Adder


```
1 ENTITY full_adder IS
2   PORT (a, b, cin : IN std_logic;
3         sum, cout : OUT std_logic);
4 END ENTITY full_adder;
5 --
6 ARCHITECTURE expression OF full_adder IS
7 BEGIN
8
9     sum <= a XOR b XOR cin;
10    cout <= (a AND b) OR (a AND cin) OR (b AND cin);
11
12 END ARCHITECTURE expression;
```



3- Combinational Circuits  
Concurrent Statements


# Concurrent Statements

- Body of a process statement is a sequential body within which sequential statements fit
- Sequential statements within a process statements make the entire process statement a concurrent process within the architecture



# Concurrent Statements

- Body of a process statement is a sequential body within which sequential statements fit
- Sequential statements within a process statements make the entire process statement a concurrent process within the architecture





# Process Statement => Sensitivity List

- The process sensitivity list, lists the signals that will cause the process statement to be executed
- Any transition on any of the signals in the signal sensitivity list will cause the process to execute

```
13 ARCHITECTURE Behavioral OF UP_COUNTER IS
14     SIGNAL counter_up: std_logic_vector(3 DOWNT0 0);
15 BEGIN
16
17     PROCESS (clk, reset)
18     BEGIN
19
20         IF (clk'EVENT AND clk='1') THEN
21             IF (reset='1') THEN
22                 counter_up <= "0000";
23             ELSE
24                 counter_up <= counter_up + "0001";
25             END IF;
26         END IF;
27
28     END PROCESS;
29
30     counter <= counter_up;
31
32 END Behavioral;
```

→ sensitivity List

# Process Statements => Body

Concurrent

```
13 ARCHITECTURE Behavioral OF UP_COUNTER IS
14     SIGNAL counter_up: std_logic_vector(3 DOWNT0 0);
15 BEGIN
16
17     PROCESS (clk, reset)
18     BEGIN
19
20         IF (clk'EVENT AND clk='1') THEN
21             IF (reset='1') THEN
22                 counter_up <= "0000";
23             ELSE
24                 counter_up <= counter_up + "0001";
25             END IF;
26         END IF;
27     END PROCESS;
28
29     counter <= counter_up;
30
31 END Behavioral;
```

- Two concurrent processes in this architecture
- One is process statement sensitive to *clk* and *reset*
- The other is a signal assignment sensitive to *counter\_up*

3- Combinational Circuits

# Process Statements => Body

Sequential

```
13 ARCHITECTURE Behavioral OF UP_COUNTER IS
14     SIGNAL counter_up: std_logic_vector(3 DOWNT0 0);
15 BEGIN
16
17     PROCESS (clk, reset)
18     BEGIN
19
20         IF (clk'EVENT AND clk='1') THEN
21             IF (reset='1') THEN
22                 counter_up <= "0000";
23             ELSE
24                 counter_up <= counter_up + "0001";
25             END IF;
26         END IF;
27
28     END PROCESS;
29
30     counter <= counter_up;
31
32 END Behavioral;
```

- Two concurrent processes in this architecture
- One is process statement sensitive to *clk* and *reset*
- The other is a signal assignment sensitive to *counter\_up*

3- Combinational Circuits

# Sequential Statements

## Sequential Statements

- Let's look inside a process statement
- There can only be sequential statements

IF Statement

CASE Statement

FOR LOOP  
Statement

...

```
IF condition_1 THEN
    sequential statements;
ELSIF condition2 THEN
    sequential statements;
ELSE
    sequential statements;
END IF;
```

3- Combinational Circuits

# IF Statement

- Procedural Multiplexer

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3  ENTITY Mux2 IS
4  PORT ( a      : IN  std_logic;
5        b      : IN  std_logic;
6        c      : IN  std_logic;
7        d      : IN  std_logic;
8        sel    : IN  std_logic_vector (1 downto 0);
9        out1   : OUT std_logic);
10 END Mux2;
11
12 ARCHITECTURE procedural OF Mux2 IS
13 BEGIN
14
15     PROCESS(a, b, c, d, sel)
16     BEGIN
17         IF sel="00" THEN
18             out1 <= a;
19         ELSIF sel="01" THEN
20             out1 <= b;
21         ELSIF sel="10" THEN
22             out1 <= c;
23         ELSE
24             out1 <= d;
25         END IF;
26     END PROCESS;
27
28 END ARCHITECTURE procedural;
```


- A process statement with sensitivity list
- A concurrent process inside which is a conditional sequential if statement

```
IF condition_1 THEN
    sequential statements;
ELSIF condition2 THEN
    sequential statements;
ELSE
    sequential statements;
END IF;
```

3- Combinational Circuits  
Sequential Statements

# Sequential Statements

- Case statement is another sequential statement



```
CASE expression IS
  WHEN choice => sequential statements;
  WHEN choice => sequential statements;
  . . .
END CASE;
```

3- Combinational Circuits

# CASE Statement


- Procedural ALU
- A concurrent process with the sensitivity list
- A sequential case statement with choices selecting other sequential statements
- When multiple choices exist, separate them with vertical bar, e.g., "00" | "0Z"

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.std_logic_unsigned.ALL;
4
5  ENTITY alu8 IS
6  PORT (left_i, right_i: IN std_logic_vector (7 DOWNT0 0);
7        mode : IN std_logic_vector (1 DOWNT0 0);
8        aluout : OUT std_logic_vector (7 DOWNT0 0));
9  END ENTITY;
10
11 ARCHITECTURE procedural OF alu8 IS BEGIN
12
13     PROCESS (left_i, right_i, mode) BEGIN
14         CASE mode IS
15             WHEN "00" => aluout <= left_i + right_i;
16             WHEN "01" => aluout <= left_i - right_i;
17             WHEN "10" => aluout <= left_i AND right_i;
18             WHEN "11" => aluout <= left_i OR right_i;
19             WHEN OTHERS => aluout <= "XXXXXXXX";
20         END CASE;
21     END PROCESS;
22
23 END ARCHITECTURE procedural;
```

```
CASE expression IS
    WHEN choice => sequential statements;
    WHEN choice => sequential statements;
    . . .
END CASE;
```

# Sequential Statements

- Another sequential statement is a for loop statement



```
optional_label: FOR loop_parameter IN parameter_range LOOP
```

```
    sequential_statements;
```

```
end loop optional_label;
```



# FOR LOOP Statement

- Ones counter

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.std_logic_unsigned.ALL;
4
5  ENTITY onescounter IS
6  PORT ( a: IN std_logic_vector(7 DOWNTO 0);
7        onescounter: OUT std_logic_vector(2 DOWNTO 0));
8  END onescounter;
9
10 ARCHITECTURE Behavioral OF onescounter IS
11 BEGIN
12
13     PROCESS (a)
14         VARIABLE c: std_logic_vector(2 DOWNTO 0);
15     BEGIN
16         c := "000";
17
18         FOR i IN 0 TO 7 LOOP
19             IF (a(i) = '1') THEN
20                 c := c + 1;
21             END IF;
22         END LOOP;
23
24         onescounter <= c;
25     END PROCESS;
26
27 END Behavioral;
```

- A process statement with signal *a* in its sensitivity list; variable *c* is declared that is only available within the process statement
- There are a total 5 sequential statements here

```
Optional_label: FOR loop_parameter IN parameter_range LOOP
    sequential_statements;
end loop Optional_label;
```

## Examples:

- Multiple Concurrent Statements

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3  USE IEEE.std_logic_unsigned.ALL;
4
5  ENTITY alu8_Mix IS
6  PORT (A, B: IN std_logic_vector (7 DOWNT0 0);
7        mode : IN std_logic_vector (1 DOWNT0 0);
8        zero_flag, over_flow : OUT std_logic;
9        aluout : OUT std_logic_vector (7 DOWNT0 0));
10 END ENTITY;
11
12 ARCHITECTURE procedural OF alu8_Mix IS
13     SIGNAL tmp : std_logic_vector (8 DOWNT0 0);
14     SIGNAL alu : std_logic_vector (7 DOWNT0 0);
```

- An architecture can include signal assignments
- An architecture can have any number of concurrent statements
- There are a total of 5 concurrent statements here

3- Combinational Circuits  
Sequential Statements

## Examples:

```
15 BEGIN
16   tmp <= ('0' & A) + ('0' & B);
17 PROCESS (A, B, tmp, mode) BEGIN
18   CASE mode IS
19     WHEN "00" => alu <= tmp(7 DOWNTO 0); -- A+B
20     WHEN "01" => IF (A > B) THEN -- Max(A, B)
21       alu <= A;
22     ELSE
23       alu <= B;
24     END IF;
25     WHEN "10" => alu <= A AND B; -- A AND B
26     WHEN "11" => alu <= NOT(A) + 1; -- Two's complement(A)
27     WHEN OTHERS => alu <= "XXXXXXXX";
28   END CASE;
29 END PROCESS;
30
31 PROCESS (tmp, mode) BEGIN
32   CASE mode IS
33     WHEN "00" => over_flow <= tmp(8);
34     WHEN OTHERS => over_flow <= '0';
35   END CASE;
36 END PROCESS;
37 zero_flag <= '1' WHEN (alu = "00000000") ELSE '0';
38 aluout <= alu;
39 END ARCHITECTURE procedural;
```

- An architecture can include signal assignments
- An architecture can have any number of concurrent statements
- There are a total of 5 concurrent statements here

3- Combinational Circuits  
Sequential Statements