

Features

- High-performance, Low-power Atmel®AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions – Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 8KBytes of In-System Self-programmable Flash program memory
 - 512Bytes EEPROM
 - 1KByte Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Three PWM Channels
 - 8-channel ADC in TQFP and QFN/MLF package
 - Eight Channels 10-bit Accuracy
 - 6-channel ADC in PDIP package
 - Six Channels 10-bit Accuracy
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-lead PDIP, 32-lead TQFP, and 32-pad QFN/MLF
- Operating Voltages
 - 2.7 – 5.5V
- Speed Grades
 - 0 – 16MHz
- Power Consumption at 4MHz, 3V, 25°C
 - Active: 3.6mA
 - Idle Mode: 1.0mA
 - Power-down Mode: 0.5µA



8-bit AVR® with 8KBytes In-System Programmable Flash

ATmega8A


Summary

8156DS-AVR-02/11



1. Pin Configurations

Figure 1-1. Pinout ATmega8A



Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7:6 is used as TOSC2:1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 58 and "System Clock and Clock Options" on page 24.

2.2.4 Port C (PC5:PC0)

Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

2.2.5 PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 25-3 on page 247. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated on page 61.

2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8A as listed on page 63.

2.2.7 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 25-3 on page 247. Shorter pulses are not guaranteed to generate a reset.

2.2.8 AV_{CC}

AV_{CC} is the supply voltage pin for the A/D Converter, Port C (3:0), and ADC (7:6). It should be externally connected to V_{CC}, even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that Port C (5:4) use digital supply voltage, V_{CC}.

2.2.9 AREF

AREF is the analog reference pin for the A/D Converter.

2.2.10 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on <http://www.atmel.com/avr>.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1PPM over 20 years at 85°C or 100 years at 25°C.

5. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x0F (0x0F)	SREG	I	T	H	S	V	N	Z	C	8
0x3E (0x3E)	SPH	—	—	—	—	—	SP10	SP9	SP8	11
0x3D (0x3D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x3C)	Reserved	—	—	—	—	—	—	—	—	—
0x3B (0x3B)	GCR	INT1	INT0	—	—	—	—	IVSEL	IVCE	48, 68
0x3A (0x3A)	GIFR	INTF1	INTF0	—	—	—	—	—	—	69
0x39 (0x39)	TMSK	OC2E	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	—	TOIE0	73, 104, 124
0x38 (0x38)	TFR	OC2F	TOV2	ICF1	OCF1A	OCF1B	TOV1	—	TOV0	74, 104, 104
0x37 (0x37)	SPMCR	SPMIE	RWWSSB	—	RWWSRE	BLSET	PGWRT	PGERS	SPMEN	224
0x36 (0x36)	TWCR	TWINT	TWEA	TWSTA	TWSTG	TWMC	TWEN	—	TWIE	191
0x35 (0x35)	MUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	36, 67
0x34 (0x34)	MUCSR	—	—	—	—	WDRF	BOHF	EXTRF	PORF	43
0x33 (0x33)	TCCR0	—	—	—	—	CS22	CS21	CS20	—	73
0x32 (0x32)	TCNT0	—	—	—	—	—	—	—	—	73
0x31 (0x31)	OSCCAL	—	—	—	—	—	—	—	—	31
0x30 (0x30)	SPCR	—	—	—	—	ACME	PUD	PSR2	PSR10	57, 77, 125, 196
0x2F (0x2F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	99
0x2E (0x2E)	TCCR1B	ICN1C1	ICES1	—	WGM13	WGM12	CS12	CS11	CS10	101
0x2D (0x2D)	TCNT1H	—	—	—	—	—	—	—	—	102
0x2C (0x2C)	TCNT1L	—	—	—	—	—	—	—	—	102
0x2B (0x2B)	OCR1AH	—	—	—	—	—	—	—	—	103
0x2A (0x2A)	OCR1AL	—	—	—	—	—	—	—	—	103
0x29 (0x29)	OCR1BH	—	—	—	—	—	—	—	—	103
0x28 (0x28)	OCR1BL	—	—	—	—	—	—	—	—	103
0x27 (0x27)	ICR1H	—	—	—	—	—	—	—	—	103
0x26 (0x26)	ICR1L	—	—	—	—	—	—	—	—	103
0x25 (0x25)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	121
0x24 (0x24)	TCNT2	—	—	—	—	—	—	—	—	123
0x23 (0x23)	OCR2	—	—	—	—	—	—	—	—	123
0x22 (0x22)	ASCR	—	—	—	—	AS2	TCN2UB	OCR2UB	TCR2UB	123
0x21 (0x21)	WDTCR	—	—	—	WDCE	WIDE	WDFR2	WDFR1	WDFR0	43
0x20 (0x20)	UBRRH	URSEL	—	—	—	—	—	—	—	160
0x1F (0x1F)	UCSRG	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	159
0x1E (0x1E)	EEARH	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	19
0x1D (0x1D)	EEDR	—	—	—	—	—	—	—	—	19
0x1C (0x1C)	EEDR	—	—	—	—	—	—	—	—	19
0x1B (0x1B)	Reserved	—	—	—	—	—	—	—	—	—
0x1A (0x1A)	Reserved	—	—	—	—	—	—	—	—	—
0x19 (0x19)	Reserved	—	—	—	—	—	—	—	—	—
0x18 (0x18)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	65
0x17 (0x17)	DDRB	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0	65
0x16 (0x16)	PNP	PNP7	PNP6	PNP5	PNP4	PNP3	PNP2	PNP1	PNP0	65
0x15 (0x15)	PORTC	—	PORTC8	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
0x14 (0x14)	DDRC	—	DDRC8	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0	65
0x13 (0x13)	PINC	—	PINC8	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
0x12 (0x12)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
0x11 (0x11)	DDRD	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0	65
0x10 (0x10)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	66
0x0F (0x0F)	SPDR	—	—	—	—	—	—	—	—	135
0x0E (0x0E)	SPSR	SPIF	WCOL	—	—	—	—	—	SPDIF	134
0x0D (0x0D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPIR1	SPIR0	133
0x0C (0x0C)	UDR	—	—	—	—	—	—	—	—	156
0x0B (0x0B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	UZX	MPCM	157
0x0A (0x0A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	158
0x09 (0x09)	UBRRL	—	—	—	—	—	—	—	—	160
0x08 (0x08)	ADCSR	ACD	ACBG	ACD	AC1	AC1E	AC1C	AC1S1	AC1S0	166
0x07 (0x07)	ADMUX	REFS1	REFS0	ADLAR	—	MUX3	MUX2	MUX1	MUX0	208
0x06 (0x06)	ADCSRA	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS0	209
0x05 (0x05)	ADCH	—	—	—	—	—	—	—	—	210
0x04 (0x04)	ADCL	—	—	—	—	—	—	—	—	210
0x03 (0x03)	TWDR	—	—	—	—	—	—	—	—	193
0x02 (0x02)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	194

5. Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x01 (0x01)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	—	TWPS1	TWPS0	193
0x00 (0x00)	TWBR	—	—	—	—	—	—	—	—	191

- Note:
1. Refer to the USART description for details on how to access UBRRH and UCSRC.
 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 3. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

6. Instruction Set Summary (Continued)

CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	H	1
MCU CONTROL INSTRUCTIONS					
NOP		No Operation			1
SLEEP		Sleep	(see specific desc ^r for Sleep function)	None	1
WDR		Watchdog Reset	(see specific desc ^r for WDR function)	None	1

7. Ordering Information

Speed (MHz)	Power Supply (V)	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
16	2.7 - 5.5	ATmega8A-AU	32A	Industrial (-40°C to 85°C)
		ATmega8A-AUR ⁽³⁾	32A	
		ATmega8A-PU	28P3	
		ATmega8A-MU	32M1-A	
		ATmega8A-MUR ⁽³⁾	32M1-A	


Notes:

1. This device can **also be supplied in water form**. Please contact your **local Atmel sales office** for **detailed ordering information** and minimum quantities.
2. Pb-free packaging **alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive)**. Also **Halide free and fully Green**.
3. **Tape & Reel**


Package Type	
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

8. Packaging Information


8.1 32A



8.2 28P3



32M1-A



9. Errata

The revision letter in this section refers to the revision of the ATmega8A device.

9.1 ATmega8A, rev. L

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Signature may be Erased in Serial Programming Mode
- CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix / Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCR_x), asynchronous Timer Counter Register (TCNT_x), or asynchronous Output Compare Register (OCR_x).

3. Signature may be Erased in Serial Programming Mode

If the signature bytes are read before a chiperase command is completed, the signature may be erased causing the device ID and calibration bytes to disappear. This is critical, especially, if the part is running on internal RC oscillator.

Problem Fix / Workaround:

Ensure that the chiperase command has exceeded before applying the next command.

4. CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

When the internal RC Oscillator is used as the main clock source, it is possible to run the Timer/Counter2 asynchronously by connecting a 32 KHz Oscillator between XTAL1/TOSC1 and XTAL2/TOSC2. But when the internal RC Oscillator is selected as the main clock source, the CKOPT Fuse does not control the internal capacitors on XTAL1/TOSC1 and XTAL2/TOSC2. As long as there are no capacitors connected to XTAL1/TOSC1 and XTAL2/TOSC2, safe operation of the Oscillator is not guaranteed.

Problem Fix / Workaround

Use external capacitors in the range of 20 - 36 pF on XTAL1/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8A Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8A Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Customers who want compatibility between Rev. G and older revisions, must ensure that CKOPT is unprogrammed (CKOPT = 1).

5. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

10. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section refers to the document revision.

10.1 Rev.8159D – 02/11

1. Updated the datasheet according to the Atmel new Brand Style Guide.
2. Updated "[Performing Page Erase by SPM](#)" on [page 218](#) by adding an extra note.
3. Updated "[Ordering Information](#)" on [page 12](#) to include Tape & Reel.

10.2 Rev.8159C – 07/09

1. Updated "[Errata](#)" on [page 298](#).
2. Updated the last page with Atmel's new addresses.

10.3 Rev.8159BS – 05/09

1. Updated "[System and Reset Characteristics](#)" on [page 247](#) with new BODLEVEL values
2. Updated "[ADC Characteristics](#)" on [page 251](#) with new V_{INT} values.
3. Updated "[Typical Characteristics](#)" view.
4. Updated "[Errata](#)" on [page 298](#), ATmega8A, rev L.
5. Created a new Table Of Contents.



10.4 Rev.8159AS – 08/08

1. Initial revision (Based on the ATmega8/L datasheet 2486T-AVR-05/08)
2. Changes done compared to ATmega8/L datasheet 2486T-AVR-05/08:
 - All Electrical Characteristics are moved to "[Electrical Characteristics](#)" on [page 244](#).
 - Updated "[DC Characteristics](#)" on [page 244](#) with new V_{OL} Max (0.9V and 0.6V) and typical value for I_{CC} .
 - Added "[Speed Grades](#)" on [page 246](#).
 - Added a new sub section "[System and Reset Characteristics](#)" on [page 247](#).
 - Updated "[System and Reset Characteristics](#)" on [page 247](#) with new V_{BOT} BODLEVEL = 0 (3.6V, 4.0V and 4.2V).
 - Register descriptions are moved to sub section at the end of each chapter.
 - New graphics in "[Typical Characteristics](#)" on [page 252](#).
 - New "[Ordering Information](#)" on [page 294](#).



Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: (+1)(408) 441-0311
Fax: (+1)(408) 487-2600
www.atmel.com

Atmel Asia Limited
Unit 1-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
HONG KONG
Tel: (+852) 2245-6100
Fax: (+852) 2722-1369

Atmel Munich GmbH
Business Campus
Parking 4
D-85748 Garching b. Munich
GERMANY
Tel: (+49) 89-31970-0
Fax: (+49) 89-3194621

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
JAPAN
Tel: (+81)(3) 3523-3551
Fax: (+81)(3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev. CORP0XXXX

Atmel®, Atmel logo and combinations thereof, AVR® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.