#### **Features**

- High-performance, Low-power Atmel®AVR® 8-bit Microcontroller
  Advanced RISC Architecture

   130 Powerful Instructions Most Single-clock Cycle Execution
- 32 x 8 General Purpose Working Registers

- 32 x 8 General Purpose Working Registers
   Fully Static Operation
   Up to 16 MIPS Throughput at 16MHz
   On-chip 2-cycle Multiplier
  High Endurance Non-volatile Memory segments
   8 KBytes of In-System Self-programmable Flash program memory
   512Bytes EEPROM
   1KByte Internal SRAM
   Write/Errase Cycles: 10,000 Flash/100,000 EEPROM
   Data retention: 20 years at 85°C/100 years at 25°C<sup>(1)</sup>
   Optional Boot Code Section with Independent Lock Bits
   In-System Programming by On-chip Boot Program

- - In-System Programming by On-chip Boot Program
     True Read-While-Write Operation
- Programming Lock for Software Security pripheral Features

- Programming Lock for Software Security
  Peripheral Features
  Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode
  One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  Real Time Counter with Separate Oscillator
  Three PWM Channels
  8-channel ADC in TOFP and QFNMLF package
  Eight Channels 10-bit Accuracy
  6-channel ADC in PDIP package
  Sit Channels 10-bit Accuracy
  Byte-oriented Two-wire Serial Interface
  Programmable Serial USART
  Master/Slave SPI Serial Interface
  Programmable Watchdog Timer with Separate On-chip Oscillator
  On-chip Analog Comparator
  Special Microcontroller Features
  Power-on Reset and Programmable Brown-out Detection
  Internal Calibrated RC Oscillator
  External and Internal Interrupt Sources
  Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby

- Standby

- I/O and Packages
- 23 Programmable I/O Lines
   28-lead PDIP, 32-lead TQFP, and 32-pad QFN/MLF

2. Overview

**Block Diagram** 

- 28-lead PDIP, 32-lead TQFP, and 32
  Operating Voltages
   2.7 5.5V
   Speed Grades
   0 16MHz
   Power Consumption at 4Mhz, 3V, 25 C
   Active: 3.6mA
   Idle Mode: 1.0mA
   Power-down Mode: 0.5µA



8-bit **AVR**® with 8KBytes In-System **Programmable** Flash

ATmega8A

**Summary** 





power consumption versus processing speed.

Figure 2-1. Block Diagram

The Atmel®AVR® ATmega8A is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8A achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize


INTERRUPT


■ ATmega8A

## 1. Pin Configurations

Figure 1-1. Pinout ATmega8A







**ATMEL** 59DS-AVB-02/11

# ATmega8A

The Atmel®AVR® core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8A provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purwith Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and QFN/MLF packages) with 10-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabiling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash Program memory can be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8A is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The Atmel AVR ATmega8A is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

#### Pin Descriptions 2.2

Digital supply voltage.

2.2.2 GND

#### Port B (PB7:PB0) - XTAL1/XTAL2/TOSC1/TOSC2 2.2.3

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active

## vcc



AVR CPU







Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7:6 is used as TOSC2:1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 58 and "System Clock and Clock Options" on page 24.

#### 224 Port C (PC5:PC0)

Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### PC6/RESET 2.2.5

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 25-3 on page 247. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated on page 61.

#### Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8A as listed on page

#### 2.2.7 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 25-3 on page 247. Shorter pulses are not guaranteed to generate a reset.

#### $\mathbf{AV}_{\mathrm{CC}}$ 2.2.8

 $AV_{CC} \ is the supply voltage pin for the A/D Converter, Port C (3:0), and ADC (7:6). It should be externally connected to <math>V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter. Note that Port C (5:4) use digital supply voltage,  $V_{CC}$ .

#### 229 ARFE

AREF is the analog reference pin for the A/D Converter.

## **ATMEL**

## ■ ATmega8A

### Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page	
0x3F (0x5F)	SREG	- 1	T	н	s	V	N	Z	С	8	
0x3E (0x5E)	SPH	-	-	-	-	-	SP10	SP9	SP8	11	
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	- 11	
0x3C (0x5C)	Reserved		•	•	•	•	•	•	•		
0x3B (0x5B)	GICR	INT1	INTO	-	-	-	-	IVSEL	IVCE	48, 68	
0x3A (0x5A)	GIFR	INTF1	INTEO	-	_	-	_	-	-	69	
0x39 (0x59)	TMSK	OCIE2	TOIE2	TJCJE1	OCIE1A	OCIE1B	TOJE1	-	TOJE0	73, 104, 124	
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	74, 104, 104	
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	224	
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	191	
0x35 (0x55)	MCUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	36, 67	
0x34 (0x54)	MCUCSR	_	_	_	-	WDRF	BORF	EXTRE	PORF	43	
0x33 (0x53)	TCCR0	_	-	_	-	-	CS02	CS01	CS00	73	
0x32 (0x52)	TCNT0		•	•	Timer/Cou	inter0 (8 Bits)	•		•	73	
0x31 (0x51)	OSCCAL					bration Register				31	
0x30 (0x50)	SFIOR	-	_	-	-	ACME	PUD	PSR2	PSR10	57, 77, 125, 196	
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	99	
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	101	
0x2D (0x4D)	TCNT1H			Tim	er/Counter1 – Co	unter Register Hi	gh byte			102	
0x2C (0x4C)	TCNT1L				er/Counter1 - Co					102	
0x2B (0x4B)	OCR1AH				unter1 - Output C					103	
0x2A (0x4A)	OCR1AL				unter1 - Output 0					103	
0x29 (0x49)	OCR1BH				unter1 - Output O					103	
0x28 (0x48)	OCR1BL				unter1 - Output 0					103	
0x27 (0x47)	ICR1H				Counter1 - Input					103	
0x26 (0x46)	ICR1L				Counter1 - Input					103	
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	121	
0x24 (0x44)	TCNT2	1002	W Comizo	COME		inter2 (8 Bits)	Obiz	- OUL!	COLU	123	
0x23 (0x43)	OCR2			Tie	mer/Counter2 Ou		nieter			123	
0x22 (0x42)	ASSR	-	_	- "	_	AS2	TCN2UB	OCR2UB	TCR2UB	123	
0x22 (0x42) 0x21 (0x41)	WDTCR			_	WDCE	WDE	WDP2	WDP1	WDP0	43	
	UBRRH	URSEL			MUCE	TVDL		RI11.81	NDI 0	160	
0x20 <sup>[1]</sup> (0x40) <sup>[1]</sup>	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	159	
0x1F (0x3F)	EEARH	UNGEL	OWIGEL	OFMI	- OF MU	Uaba	OCOZI	00320	EEAR8	19	
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	19	
0x1E (0x3E)	EEDR	EEART	EEA/40	EEARO		Data Register	EEAR2	EEARI	EEARU	19	
0x1C (0x3C)	EECR		_	_	EEFROM	EERIE	EEMWE	EEWE	EERE	19	
0x1C (0x3C) 0x1B (0x3B)	Reserved					EENIE	EEMAG	CEWE	EERE	19	
0x1A (0x3A)	Reserved										
0x19 (0x39)	Reserved										
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	65	
0x10 (0x30) 0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DOB1	DDB0	65	
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINBO	65	
0x16 (0x36) 0x15 (0x35)	PORTC	PINB/	PORTOS	PORTCS	PORTC4	PORTC3	PORTC2	PORTC1	PORTCO	65	
	DDRC		DDC8	DOCS	DDC4	DDC3	DDC2	DDC1	DDC0	65	
0x14 (0x34)	PINC		PINC6	PINC5	PINC4	PNC3	PING2	PINC1	PINCO	65	
0x13 (0x33)		DODEDY									
0x12 (0x32)	PORTD	PORTD7 DDD7	PORTD6	PORTD5	PORTD4 DDD4	PORTD3 DDD3	PORTD2 DDD2	PORTD1 DDD1	PORTD0 DDD0	65	
0x11 (0x31)	PIND	PIND7	PIND6	DDD5 PIND5	PIND4	PIND3	PIND2	PIND1	PINDO	65	
0x10 (0x30)		PINU/	PINUS	PINDS			HINUZ	PINUT	MINUU	135	
0x0F (0x2F)											
	SPDR	onte	I WOO!		SPIDS	ta Register			optov		
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	134	
0x0D (0x2D)	SPSR SPCR	SPIF	WCOL SPE	DORD DORD	MSTR	CPOL	CPHA	SPR1	SPI2X SPR0	134 133	
0x0D (0x2D) 0x0C (0x2C)	SPSR SPCR UDR	SPIE	SPE		MSTR USART VC	CPOL Data Register			SPR0	134 133 156	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B)	SPSR SPCR UDR UCSRA	SPIE	SPE	UDRE	MSTR USART VC	CPOL Data Register DOR	PE	U2X	SPR0 MPCM	134 133 156 157	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A)	SPSR SPCR UDR UCSRA UCSRA	SPIE	SPE	UDRE UDRIE	MSTR USART VO FE RXEN	CPOL Data Register DOR TXEN	PE UCSZ2		SPR0	134 133 156 157 158	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29)	SPSR SPCR UDR UCSRA UCSRB UBRRL	RXC RXCIE	TXC TXCIE	UDRE UDRIE	MSTR USART I/O FE RXEN USART Baud Ra	CPOL Data Register DOR TXEN te Register Low I	PE UCSZ2 nyte	U2X RXB8	SPR0 MPCM TXB8	134 133 156 157 158 160	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28)	SPSR SPCR UDR UCSRA UCSRA UCSRB UBRRL ACSR	RXC RXCIE	TXC TXCIE	UDRE UDRIE ACO	MSTR USART VO FE RXEN USART Baud Ra ACI	CPOL Data Register DOR TXEN te Register Low t ACIE	PE UCSZ2 byle AGIC	U2X RXB8	MPCM TXB8	134 133 156 157 158 160 196	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE ACO ADLAR	MSTR USART VO FE RXEN USART Baud Ra ACI	CPOL Data Register DOR TXEN te Register Low I ACIE MUX3	PE UCSZ2  Dyte ACIC MUX2	U2X RXB8 ACIS1 MUX1	MPCM TXB8 ACISO MUX0	134 133 156 157 158 160 196 208	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27) 0x06 (0x28)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA	RXC RXCIE	TXC TXCIE	UDRE UDRIE ACO	MSTR USART VO FE RXEN USART Baud Ra ACI — ADIF	CPOL Data Register DOR TXEN te Register Low ! ACIE MUX3 ADIE	PE UCSZ2 byle AGIC	U2X RXB8	MPCM TXB8	134 133 156 157 158 160 196 208 209	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27) 0x06 (0x28) 0x05 (0x26)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE ACO ADLAR	MSTR USART I/O FE RXEN USART Baud Ra ACI — ADIF ADC Data Re	CPOL Data Register DOR TXEN te Register Low ! ACIE MUX3 AD IE	PE UCSZ2  Dyte ACIC MUX2	U2X RXB8 ACIS1 MUX1	MPCM TXB8 ACISO MUX0	134 133 156 157 158 180 196 208 209 210	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27) 0x06 (0x28) 0x05 (0x28) 0x05 (0x28)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCL	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE  ACO ADLAR ADFR	MSTR USART I/O FE RXEN USART Baud Ra ACI — ADIF ADC Data Ro ADC Data Ro	CPOL Data Register DOR TXEN to Register Low! ACIE MUX3 ADIE sigister High byte sigister Low byte	PE UCSZ2 byte ACIC MUX2 ADPS2	U2X RXB8 ACIS1 MUX1	MPCM TXB8 ACISO MUX0	134 133 156 157 158 160 196 208 209 210	
0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27) 0x06 (0x28) 0x05 (0x26)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE  ACO ADLAR ADFR	MSTR USART I/O FE RXEN USART Baud Ra ACI — ADIF ADC Data Re	CPOL Data Register DOR TXEN to Register Low! ACIE MUX3 ADIE sigister High byte sigister Low byte	PE UCSZ2 byte ACIC MUX2 ADPS2	U2X RXB8 ACIS1 MUX1	MPCM TXB8 ACISO MUX0	134 133 156 157 158 180 196 208 209 210	

#### 2.2.10 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

### 3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

#### 4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1PPM over 20 years at 85°C or 100 years at 25°C.

59DS-AVB-02/11

## ATmega8A

### Register Summary (Continued)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	193
0x00 (0x20)	TWBR Two-wire Serial Interface Bit Rate Register				191					
ALL ALL DESCRIPTION OF A LARGE MARKET										

- - Refer to the USART description for details on how to access UBRRH and UCSRC.
     For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
     Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.





### 6. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	vs		-	_
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z.C.N.V.H	1
ADC	Rd, Rr	Add with Carry two Registers	Rd ← Rd + Rr + C	Z,C,N,V,H	1
ADJW	Rdj.K	Add Immediate to Word	Rdh:Rdj ← Rdh:Rdj + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z.C.N.V.H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd. K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z.C.N.V.H	1
SBIW	RdLK	Subtract Immediate from Word	Rdh:RdI ← Rdh:RdI - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z.N.V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd. K	Logical OR Register and Constant	Rd ← Rd v K	Z.N.V	1
EOR	Rd. Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z.N.V	1
COM	Rd	One's Complement	Rd ← 0xFF = Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 = Rd	Z.C.N.V.H	1
SBR	Rd,K	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	Rd ← Rd • (0xFF - K)	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd + 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	+ +
CLR	Rd	Clear Register	$Rd \leftarrow Rd + Rd$ $Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← Rd ⊕ Rd Rd ← DxFF	None	1
MUL	Rd, Rr		R1:R0 ← Rd x Rr	Z,C	2
		Multiply Unsigned			
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC					_
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
UMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
RET		Subroutine Return	PC ← STACK	None	4
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd = Rr = C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC+-PC+k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	If (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	If (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	If (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Plus Branch if Greater or Equal, Signed	If (N ⊕ V) then PC ← PC + k + 1 If (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Greater or Equal, Signed  Branch if Less Than Zero, Signed	If (N ⊕ V= 0) then PC ← PC + k + 1 If (N ⊕ V= 1) then PC ← PC + k + 1	None None	1/2
BRHS	k		if (N ⊕ V= 1) then PC ← PC + k + 1 if (H = 1) then PC ← PC + k + 1		1/2
		Branch if Half Carry Flag Set		None	
BRHC	k	Branch if Half Carry Flag Cleared	If (H = 0) then PC ← PC + k + 1	None	1/2
	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRTC					
BRTS BRTC BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRTC		Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared  Description	if (V = 1) then PC ← PC + k + 1 if (V = 0) then PC ← PC + k + 1	None None Flags	1/2 1/2 #Clock:

<u>AIMEL</u> 8159DS-AVR-02/11

## ■ ATmega8A

## 6. Instruction Set Summary (Continued)

CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	н	1
MCU CONTROL I	NSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1

### 6. Instruction Set Summary (Continued)

BRIE	k	Branch if Interrupt Enabled	If (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2
	R INSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	Rd ← (X), X ← X + 1	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	Rd ← (Y), Y ← Y + 1	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	Rd ← (Z + q)	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X) ← Rr, X ← X + 1	None	2
ST	-X, Rr	Store Indirect and Pre-Dec.	X ← X − 1, (X) ← Rr	None	2
ST	Y. Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	(Y) ← Rr, Y ← Y + 1	None	2
ST	-Y, Rr	Store Indirect and Pre-Dec.	Y ← Y − 1, (Y) ← Rr	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	Z ← Z − 1, (Z) ← Rr	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	- 1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
	ST INSTRUCTIONS	The state of the s			
SBI	P.b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	Rd(0)«-C,Rd(n+1)«-Rd(n),C«-Rd(7)	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	Rd(7)←C,Rd(n)←Rd(n+1),C←Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=0.6	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(3:0) = Rd(7:4), Rd(7:4) = Rd(3:0)	None	1
BSET	s	Fleg Set	SREG(s) ← 1	SREG(s)	1
BCLR	8	Flag Clear	SREG(s) ← 0	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC	110,0	Set Carry	C ← 1	C	1
CLC	_	Clear Carry	C ← 0	C	1
SEN	_		N ← 1	N	1
CLN	+	Set Negative Flag	N ← 1 N ← 0	N N	1
	_	Clear Negative Flag		Z	1
SEZ		Set Zero Flag Clear Zero Flag	Z ← 1 Z ← 0	Z	1
SEI		Global Interrupt Enable	[+1	1	1
CLI		Global Interrupt Disable	I ← 0	1	1
SES		Set Signed Test Flag	8 ← 1	S	- 1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
Mnemonics	Operands	Description	Operation	Flags	#Clocks

<u>AIMEL</u> 8159DS-AVR-02/11

10

■ ATmega8A

7. Ordering Information

Γ	Speed (MHz)	Power Supply (V)	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
	16	2.7 - 5.5	ATmega8A-AU ATmega8A-AUR <sup>(3)</sup> ATmega8A-PU ATmega8A-MU ATmega8A-MUR <sup>(3)</sup>	32A 32A 28P3 32M1-A 32M1-A	Industrial (-40°C to 85°C)

Notes: 1. This device can also be supplied in water form. Please contact your local Armel sales office for detailed ordering information and minimum quantities.


2. Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. Tape & Reel

	Package Type					
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)					
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)					

#### 8. Packaging Information

### 32A




**ATMEL** 8159DS-AVB-02/11


## ■ ATmega8A

13

## 32M1-A



#### 8.2 28P3



**ATMEL** 59DS-AVR-02/11

■ ATmega8A

14

### 9. Errata

The revision letter in this section refers to the revision of the ATmega8A device.

## ATmega8A, rev. L

- First Analog Comparator conversion may be delayed
  Interrupts may be lost when writing the timer registers in the asynchronous timer
  Signature may be Erased in Serial Programming Mode
  CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is
  Used to Clock the Asynchronous Timer/Counter2
  Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{\text{CC}}$ , the first Analog Comparator conversion will take longer than expected on some devices.

### Problem Fix / Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

## 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

### Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

### 3. Signature may be Erased in Serial Programming Mode

If the signature bytes are read before a chiperase command is completed, the signature may be erased causing the device ID and calibration bytes to disappear. This is critical, especially, if the part is running on internal RC oscillator.

### Problem Fix / Workaround:

Ensure that the chiperase command has exceeded before applying the next command.

# 4. CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

When the internal RC Oscillator is used as the main clock source, it is possible to run the Timer/Counter2 asynchronously by connecting a 32 KHz Oscillator between XTAL1/TOSC1 and XTAL2/TOSC2. But when the internal RC Oscillator is selected as the main clock source, the CKOPT Fuse does not control the internal capacitors on XTAL1/TOSC1 and XTAL2/TOSC2. As long as there are no capacitors connected to XTAL1/TOSC1 and XTAL2/TOSC2, safe operation of the Oscillator is not guaranteed.

### Problem Fix / Workaround

Use external capacitors in the range of 20 - 36 pF on XTAL1/TOSC1 and XTAL2/TOSC2. Use external capacitors in the range of 20 - 3e pr on XTALT/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8A Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8A Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Customers who want compatibility between Rev. G and older revisions, must ensure that CKOPT is unprogrammed (CKOPT = 1).



5. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

## 8159DS-AVB-02/11

# 10.4 Rev.8159AS - 08/08

- Initial revision (Based on the ATmega8/L datasheet 2486T-AVR-05/08)
- Changes done compared to ATmega8/L datasheet 2486T-AVR-05/08: 2.
  - All Electrical Characteristics are moved to "Electrical Characteristics" on page 244.
    - Updated "DC Characteristics" on page 244 with new  $\rm V_{OL}\,Max$  (0.9V and 0.6V) and typical value for I<sub>CC</sub>.
    - Added "Speed Grades" on page 246.
    - Added a new sub section "System and Reset Characteristics" on page 247.
       Updated "System and Reset Characteristics" on page 247 with new V<sub>BOT</sub>
    - BODLEVEL = 0 (3.6V, 4.0V and 4.2V).
    - Register descriptions are moved to sub section at the end of each chapter.
    - New graphics in "Typical Characteristics" on page 252.
    - New "Ordering Information" on page 294.

### 10. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section refers to the document revision.

### 10.1 Rev.8159D - 02/11

- 1. Updated the datasheet according to the Atmel new Brand Style Guide.
- 2. Updated "Performing Page Erase by SPM" on page 218 by adding an extra note.
- Updated "Ordering Information" on page 12 to include Tape & Reel.

#### 10.2 Rev.8159C - 07/09

- Updated "Errata" on page 298.
- Updated the last page with Atmel's new addresses.

#### 10.3 Rev.8159BS - 05/09

- Updated "System and Reset Characteristics" on page 247 with new BODLEVEL values
- Updated "ADC Characteristics" on page 251 with new  $V_{\text{INT}}$  values.
- Updated "Typical Characteristics" view.
- Updated "Errata" on page 298. ATmega8A, rev L.
- Created a new Table Of Contents.



18



8159DS-AVR-02/11

17

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1)(408) 441-0311 Fax: (+1)(408) 487-2600

Atmel Asia Limited Atmel Asia Limited
Unit 1-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
HONG KONG
Tel: (+852) 2245-6100
Fax: (+852) 2722-1369

Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY

Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

9F, Tonetsu Shinkawa Bldg 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

Tel: (+81)(3) 3523-3551 Fax: (+81)(3) 3523-7581

### © 2011 Atmel Corporation. All rights reserved. / Rev. CORPOXXXX

Atmel logo and combinations thereof, AVR® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimers. The information in this document is provided in connection with others.

Disclaimers The information in this document is provided in connection with dismers and intelligence or including the information in the document of inconnection with the sale of Airnel products. EXCEPT AS SET FORTH NITHE ATTERNS AND CONDITIONS OF SALES LOCATED ON THE ATTERNS AND CONDITIONS OF SALES LOCATED ON THE ATTERNS CHARLES ASSISTED SO LIBBILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLIDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OR MERCHATING TO, THE IMPLIED WARRANTY OR A PARTICULAR PROPERCY AND THE PROPERCY OF TH