

accelerator_alxnet_v2_int16 (ROWS=8, COLS=32) – synthesized boundary

External DRAM


DRAM and PHY excluded
from synthesis

512-bit link
dram_*
512b data
6b addr

Global buffer

mem_openeye_sp_128x256
OpenEye RAM_SP, 1 RW
128 × 256b (32 Kbit)
stdcell-inferred, no SRAM macro

activation_in
8 × 16b



RF maintenance port

rf_req, rf_write, rf_role[1:0],
rf_pe[7:0], rf_addr[2:0], rf_wdata[7:0], rf_rdata[7:0], rf_rvalid
768 × mem_bsg_1r1w_8x8 (BaseJump STL, 8 × 8b,
1R1W): 3 RFs per PE, selected by rf_role