ASSIGNMENT 4

Name: Ishan thakkar

ID NO.: - 21EL032

Division: - 04

Year: - 2023-24

Subject: - Digital System Design (3EL42)

Branch: - Electronics (EL)


1 BCD TIMECOUNT

```
module BCD_TimeCounter(
input wire clk, // Clock input
input wire rst, // Reset input
output reg [3:0] bcd_seconds, // BCD representation of seconds
output reg [3:0] bcd_minutes, // BCD representation of minutes
output reg [3:0] bcd_hours // BCD representation of hours
);
reg [3:0] seconds;
reg [3:0] minutes;
reg [3:0] hours;
```

```
always @(posedge clk or posedge rst) begin
 if (rst) begin
  seconds <= 4'b0000;
  minutes <= 4'b0000;
  hours <= 4'b0000;
 end else begin
  seconds <= (seconds == 4'b1001) ? 4'b0000 : seconds + 4'b0001;
  if (seconds == 4'b0000) begin
   minutes <= (minutes == 4'b1001) ? 4'b0000 : minutes + 4'b0001;
   if (minutes == 4'b0000) begin
    hours <= (hours == 4'b1001) ? 4'b0000 : hours + 4'b0001;
   end
  end
 end
end
always @(*) begin
 bcd seconds = seconds;
 bcd_minutes = minutes;
 bcd_hours = hours;
end
endmodule
Testbench:-
module BCD_TimeCounter_Testbench;
reg clk;
reg rst;
wire [3:0] bcd_seconds;
```

```
wire [3:0] bcd_minutes;
wire [3:0] bcd_hours;
BCD_TimeCounter uut (
 .clk(clk),
 .rst(rst),
 .bcd_seconds(bcd_seconds),
 .bcd_minutes(bcd_minutes),
 .bcd_hours(bcd_hours)
);
initial begin
 clk = 0;
 rst = 0;
 rst = 1;
 #10 rst = 0;
 repeat (100) begin
  #5 clk = ~clk;
 end
 $display("Time: %d%d:%d%d", bcd_hours, bcd_hours, bcd_minutes, bcd_minutes,
bcd_seconds, bcd_seconds);
 $finish;
end
endmodule
```

RTIsymatic:-



Synthesis report:-



Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.945 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 49.4°C

Thermal Margin: 75.6°C (12.1 W)

Effective θ JA: 6.2°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity

2 3-1 MUX

Verilog code:-

module mux3to1(

input wire a,

input wire b,

input wire c,

input wire sel,

output wire y

);

assign y = (sel == 2'b00) ? a :

(sel == 2'b01) ? b:


(sel == 2'b10) ? c:

(sel == 2'b11) ? 1'b0 : 1'bx;

Endmodule

Testbench:-

module testbench mux3to1;



```
reg a, b, c, sel;
// Output
wire y;
mux3to1 uut (
 .a(a),
 .b(b),
 .c(c),
 .sel(sel),
 .y(y)
);
initial begin
 a = 1'b0;
 b = 1'b1;
 c = 1'b1;
 sel = 2'b00;
 #10 sel = 2'b01;
 #10 sel = 2'b10;
 #10 sel = 2'b11;
```

```
$finish;
```


end

always @(y) begin \$display("y = %b", y);

end

endmodule

Rtl symatic:-



Synthesis report:-

Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB):

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.413 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 27.6°C


Thermal Margin: 97.4°C (15.6 W)

Effective ϑJA : 6.2°C/W

Power supplied to off-chip devices: 0 W
Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity



3 BCD TO SEVEN SEGMENT DISPLAY

```
module bcd_to_7seg(
  input wire [3:0] bcd_in,
  output wire [6:0] seg_out
);
```

```
assign seg out[0] = \sim ((bcd in == 4'b0000) | (bcd in == 4'b1000));
assign seg_out[1] = \sim((bcd_in == 4'b0001) | (bcd_in == 4'b1001));
assign seg_out[2] = \sim ((bcd_in == 4'b0010) | (bcd_in == 4'b1010));
assign seg_out[3] = \sim((bcd_in == 4'b0011) | (bcd_in == 4'b1011));
assign seg_out[4] = \sim((bcd_in == 4'b0100) | (bcd_in == 4'b1100));
assign seg_out[5] = \sim ((bcd_in == 4'b0101) | (bcd_in == 4'b1101));
assign seg_out[6] = \sim ((bcd_in == 4'b0110) | (bcd_in == 4'b1110));
endmodule
Testbench:-
module testbench_bcd_to_7seg;
  reg [3:0] bcd_in;
  wire [6:0] seg_out;
  bcd_to_7seg uut (
    .bcd_in(bcd_in),
    .seg_out(seg_out)
  );
  initial begin
    $monitor("bcd_in = %b, seg_out = %b", bcd_in, seg_out);
    bcd_in = 4'b0000;
```

#10 bcd in = 4'b0001;

```
#10 bcd_in = 4'b0010;

#10 bcd_in = 4'b0011;

#10 bcd_in = 4'b0100;

#10 bcd_in = 4'b0101;

#10 bcd_in = 4'b0110;

#10 bcd_in = 4'b0111;

#10 bcd_in = 4'b1000;

#10 bcd_in = 4'b1001;

#10 bcd_in = 4'b1010;


#10 bcd_in = 4'b1111;

$finish;

end
```

endmodule

Rtl symatic:-



Synthesis report:-

Finished Writing Synthesis Report: Time (s): cpu = 00:00:19; elapsed = 00:00:25. Memory (MB):

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.212 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 32.5°C

Thermal Margin: 92.5°C (14.8 W)

Effective θ JA: 6.2°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity



4 D LATCH USING 2:1 MUX


```
module d_latch_with_mux (
  input wire D,
```

```
input wire E,
 output wire Q
);
wire W;
assign W = (E) ? D : Q;
assign Q = W;
endmodule
Testbench:-
module testbench_d_latch_with_mux;
reg D, E;
 wire Q;
 d_latch_with_mux uut (
 .D(D),
 .E(E),
 .Q(Q)
);
 initial begin
  $monitor("D = %b, E = %b, Q = %b", D, E, Q);
```

```
D = 1'b0;
E = 1'b0;
#10 E = 1'b1;
D = 1'b1;
#10 E = 1'b0;
D = 1'b0;
#10 E = 1'b1;
D = 1'b1;
#10 E = 1'b0;
D = 1'b0;
$finish;
end
```

RTIsymatic:-

endmodule



Synthesis report:-

Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.855 ; gain = 11.023

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.472 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 27.9°C

Thermal Margin: 97.1°C (15.5 W)

Effective &JA: 6.2°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



5 8-BIT BARREL SHIFTER

Verilog code:-

```
module barrel_shifter(
  input wire [7:0] data_in, // Input data (8 bits)
  input wire [2:0] shift_amount, // Shift amount (0 to 7)
  input wire shift_left, // Shift direction (0: right, 1: left)
  output wire [7:0] data_out // Output data (8 bits)
);

assign data_out = (shift_left) ? (data_in << shift_amount) : (data_in >> shift_amount);
```

endmodule

Testbench:-

```
module test_bench;

reg [7:0] data_in;

reg [2:0] shift_amount;

reg shift_left;


wire [7:0] data_out;
```

```
barrel shifter uut (
  .data in(data in),
  .shift_amount(shift_amount),
  .shift_left(shift_left),
  .data_out(data_out)
);
initial begin
  $display("Testing Barrel Shifter");
  data_in = 8'b11001100;
  shift_amount = 3'b001;
  shift left = 1'b0;
  #10 $display("Data In: %b", data_in);
  $display("Shift Amount: %b", shift_amount);
  $display("Shift Direction: %b", shift_left);
  #10 $display("Data Out: %b", data out);
  data_in = 8'b11001100;
  shift_amount = 3'b001;
  shift_left = 1'b1;
  #10 $display("Data In: %b", data_in);
  $display("Shift Amount: %b", shift_amount);
  $display("Shift Direction: %b", shift_left);
  #10 $display("Data Out: %b", data_out);
```

\$finish; end

endmodule

RTIsymatic:-




Synthesis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.45 W Design Power Budget: **Not Specified Power Budget Margin:** N/A 46.3°C Junction Temperature: Thermal Margin: 78.7°C (12.6 W) Effective &JA: 6.2°C/W Power supplied to off-chip devices: 0 W Confidence level: Low Launch Power Constraint Advisor to find and fix

invalid switching activity



6 1-BIT COMPARATOR USING 4X1 MUX

Verilog code:-


```
module comparator_1bit(
  input wire a,
  input wire b,
  output wire equal
);
  wire a_inv;
  wire b_inv;
  wire ab_and;
  wire a_invb_and;
  assign a_inv = ~a;
  assign b_inv = ~b;
  assign ab_and = a & b;
  assign a_invb_and = a_inv & b;
  assign equal = (ab_and | a_invb_and);
endmodule
Testbench:-
module test_bench;
  reg a;
  reg b;
  wire equal;
  comparator_1bit uut (
```

.a(a),

```
.b(b),
  .equal(equal)
);
initial begin
  $display("Testing 1-Bit Comparator");
  a = 1'b0;
  b = 1'b0;
  #10 $display("a: %b, b: %b, Equal: %b", a, b, equal);
  a = 1'b0;
  b = 1'b1;
  #10 $display("a: %b, b: %b, Equal: %b", a, b, equal);
  a = 1'b1;
  b = 1'b0;
  #10 $display("a: %b, b: %b, Equal: %b", a, b, equal);
  a = 1'b1;
  b = 1'b1;
  #10 $display("a: %b, b: %b, Equal: %b", a, b, equal);
  $finish;
end
```


end module

RTLsymatic:-



Synthesis report:-

Power report:-




7 LOGICAL, ALGEBRAIC, AND ROTATE SHIFT OPERATIONS

(1) Logical operation

```
module logical_shift(
input wire [7:0] data_in,
input wire [2:0] shift_amount,
input wire shift_left,
output wire [7:0] data_out
);
assign data_out = (shift_left) ? (data_in << shift_amount) : (data_in >> shift_amount);
```

endmodule

Rtlsymatic:-



Synthesis report:-



Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.45 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 46.3°C


Thermal Margin: 78.7°C (12.6 W)

Effective vJA: 6.2°C/W

Power supplied to off-chip devices: 0 W
Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity




(2)Algebraic shift

Verilog code:-

Endmodule

RTIsymatic:-



Synthesis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.72 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 48.0°C


Thermal Margin: 77.0°C (12.3 W)

Effective &JA: 6.2°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix



(3)Rotate shift:-


Verilog code:-

invalid switching activity

```
module rotate_shift(
   input wire [7:0] data_in,
   input wire [2:0] shift_amount,
   input wire shift_left,
   output wire [7:0] data_out
);
```

Endmodule

RTIsymatic:-




Synthesis report:-

Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1035.004 ; gain = 17.523

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 4.68 W **Design Power Budget:** Not Specified **Power Budget Margin:** N/A 53.9°C **Junction Temperature:** Thermal Margin: 46.1°C (7.4 W) Effective ϑJA : 6.2°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity



Test bench:-

```
module test_bench;

reg [7:0] data_in;

reg [2:0] shift_amount;

reg shift_left;

wire [7:0] logical_shift_left;

wire [7:0] logical_shift_right;

wire [7:0] algebraic_shift_left;

wire [7:0] algebraic_shift_right;

wire [7:0] rotate_shift_left;

wire [7:0] rotate_shift_right;

logical_shift_uut_logical_shift_left (
    .data_in(data_in),
    .shift_amount(shift_amount),
    .shift_left(1'b1),
    .data_out(logical_shift_left)
```

```
);
logical_shift uut_logical_shift_right (
  .data in(data in),
  .shift_amount(shift_amount),
  .shift left(1'b0),
  .data_out(logical_shift_right)
);
algebraic_shift uut_algebraic_shift_left (
  .data in(data in),
  .shift_amount(shift_amount),
  .shift_left(1'b1),
  .data_out(algebraic_shift_left)
);
algebraic_shift uut_algebraic_shift_right (
  .data_in(data_in),
  .shift_amount(shift_amount),
  .shift left(1'b0),
  .data_out(algebraic_shift_right)
);
rotate_shift uut_rotate_shift_left (
  .data in(data in),
  .shift_amount(shift_amount),
  .shift_left(1'b1),
  .data_out(rotate_shift_left)
);
rotate shift uut rotate shift right (
  .data_in(data_in),
  .shift amount(shift amount),
  .shift left(1'b0),
  .data_out(rotate_shift_right)
);
initial begin
  $display("Testing Shift Operations");
  data_in = 8'b11001100;
  shift amount = 3'b001;
  shift left = 1'b1;
```

```
#10 $display("Data In: %b", data_in);
$display("Shift Amount: %b", shift_amount);
$display("Logical Shift Left: %b", logical_shift_left);
$display("Logical Shift Right: %b", logical_shift_right);
$display("Algebraic Shift Left: %b", algebraic_shift_left);
$display("Algebraic Shift Right: %b", algebraic_shift_right);
$display("Rotate Shift Left: %b", rotate_shift_left);
$display("Rotate Shift Right: %b", rotate_shift_right);
$finish;
end
endmodule
```

8 ALU

```
module alu(
     input [7:0] A,B,
     input [3:0] ALU Sel,
     output [7:0] ALU_Out,
     output CarryOut
 );
  reg [7:0] ALU_Result;
  wire [8:0] tmp;
  assign ALU_Out = ALU_Result;
  assign tmp = \{1'b0,A\} + \{1'b0,B\};
  assign CarryOut = tmp[8];
  always @(*)
  begin
    case(ALU Sel)
    4'b0000:
     ALU Result = A + B;
    4'b0001:
     ALU_Result = A - B;
    4'b0010:
     ALU_Result = A * B;
    4'b0011:
      ALU_Result = A/B;
    4'b0100:
      ALU_Result = A<<1;
    4'b0101:
     ALU Result = A>>1;
     4'b0110:
```

```
ALU_Result = \{A[6:0], A[7]\};
  4'b0111:
   ALU_Result = \{A[0], A[7:1]\};
   4'b1000:
   ALU_Result = A & B;
   4'b1001:
   ALU_Result = A | B;
   4'b1010:
   ALU Result = A ^ B;
   4'b1011:
   ALU_Result = ^(A \mid B);
   4'b1100:
   ALU_Result = ^{\sim}(A \& B);
   4'b1101:
   ALU_Result = ^(A ^ B);
   4'b1110:
   ALU_Result = (A>B)?8'd1:8'd0;
   4'b1111:
    ALU_Result = (A==B)?8'd1:8'd0;
   default: ALU Result = A + B;
  endcase
end
```

endmodule

Test bench:-


```
A = 8'h0A;
B = 4'h02;
ALU_Sel = 4'h0;

for (i=0;i<=15;i=i+1)
begin
   ALU_Sel = ALU_Sel + 8'h01;
#10;
end;

A = 8'hF6;
B = 8'h0A;

end
endmodule</pre>
```

RTLsymatic:-



Synthesis report:-

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
+-+----
Report Cell Usage:
     |CARRY4 |
     |LUT2 |
13
     |LUT3 |
                 511
     |LUT4 |
|LUT5 |
                 261
15
                 171
     |LUT6 | 31|
16
     |MUXF7 |
17
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1039.219 ; gain = 23.547
```


Power report:-

On-Chip Power Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or 7.397 W (99%) -Dynamic: vectorless analysis. Signals: 1.056 W (14%) Total On-Chip Power: 7.485 W 99% Logic: 1.158 W (16%) **Not Specified** Design Power Budget: 70% I/O: 5.183 W (70%) Power Budget Margin: N/A 71.3°C Junction Temperature: Device Static: 0.088 W (1%) Thermal Margin: 53.7°C (8.5 W) Effective &JA: 6.2°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity

9 4-BIT ASYNCHRONOUS DOWN COUNTER

```
count <= count - 1; // Decrement the counter</pre>
      end
    end
  end
endmodule
Test bench:-
module test_bench_down_counter;
  reg clk;
  reg rst;
  wire [3:0] count;
  down_counter_4bit uut (
    .clk(clk),
    .rst(rst),
    .count(count)
  );
  initial begin
    $display("Testing 4-bit Asynchronous Down Counter");
    clk = 0;
    rst = 0;
    #10 rst = 1;
    #10 rst = 0;
    #50;
    $display("Counter Value: %b", count);
    #100;
    $display("Counter Value: %b", count);
    $finish;
  end
  always begin
    #5 clk = ~clk;
```

RTLsymatic:-




Synthesis report:-Report BlackBoxes: | |BlackBox name |Instances | Report Cell Usage: |Cell |Count | |LUT1 | | FDCE | OBUF Report Instance Areas: |Instance |Module |Cells | Itop | dff1 | dff2 | dff3 dff |dff_0 | |dff_1 | 13 | dff4 |dff_2 Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1017.906 ; gain = 0.000

Power report:-

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

```
Total On-Chip Power: 16.203 W
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 55.5°C
Thermal Margin: 29.5°C (15.5 W)
Effective 9JA: 1.9°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low
```

Launch Power Constraint Advisor to find and fix



10 MOD-N UPDOWN COUNTER

Verilog code:-

invalid switching activity

```
module up down counter (
  input wire clk,
  input wire rst,
  input wire up,
  output wire [3:0] count
);
  reg [3:0] count reg;
  always @(posedge clk or posedge rst) begin
    if (rst) begin
      count reg <= 4'b0000;
    end else if (up) begin
      if (count reg == 4'b0111)
         count_reg <= 4'b0000;
      else
         count reg <= count reg + 1;
    end else begin
      if (count reg == 4'b0000)
         count_reg <= 4'b0111;
      else
         count_reg <= count_reg - 1;</pre>
    end
  end
  assign count = count reg;
```

endmodule


Testbench:-

```
module test_bench;
  reg clk;
  reg rst;
  reg up;
  wire [3:0] count;
  up_down_counter uut (
    .clk(clk),
    .rst(rst),
    .up(up),
    .count(count)
  );
  always begin
    #5 clk = ~clk;
  end
  initial begin
    clk = 0;
    rst = 0;
    up = 1;
    rst = 1;
    #10 rst = 0;
    #50 up = 1;
    #100 up = 0;
    #100 up = 1;
    #100 up = 0;
    $finish;
  end
  always @(posedge clk) begin
```

```
$display("Count: %b", count); end
```

endmodule

RTIsymatic:-




Synthesis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:	3.563 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	47.0°C
Thermal Margin:	53.0°C (8.5 W)
Effective &JA:	6.2°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low
<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity	




11 UNIVERSAL BINARY COUNTER

```
Verilog code:-
```

```
module universal binary counter (
input wire clk,
 input wire rst,
 input wire enable,
 input wire count_up,
 output wire [3:0] count
);
 reg [3:0] count_reg;
 always @(posedge clk or posedge rst) begin
  if (rst) begin
   count reg <= 4'b0000;
  end else if (enable) begin
   if (count up) begin
    count_reg <= count_reg + 4'b0001;</pre>
   end else begin
    count_reg <= count_reg - 4'b0001;</pre>
   end
  end
 end
 assign count = count_reg;
endmodule
Test bench:-
module tb_universal_binary_counter;
 reg clk;
 reg rst;
 reg enable;
 reg count_up;
 wire [3:0] count;
 universal_binary_counter uut (
  .clk(clk),
  .rst(rst),
  .enable(enable),
  .count up(count up),
  .count(count)
```

);

```
always begin
  #5 clk = ~clk;
 end
 initial begin
  clk = 0;
  rst = 0;
  enable = 1;
  count_up = 1;
  rst = 1;
  #10 rst = 0;
  $display("Counting Up:");
  for (int i = 0; i < 16; i = i + 1) begin
   #5;
   $display("Count: %b", count);
  end
  $display("Counting Down:");
  count_up = 0;
  for (int i = 15; i >= 0; i = i - 1) begin
   #5;
   $display("Count: %b", count);
  end
  $finish;
 end
endmodule
RTL symatic:-
```



Synthesis report:-

Repo	rt BlackBoxe	:	
+-+-		++	
B	lackBox name	Instances	
+-+-		++	
+-+-		++	
-	rt Cell Usage		
	+		
	Cell Co		
	+		
	BUFG	•	
	LUT1		
	LUT3		
4	LUT4		
15	LUT5		
	FDCE		
16		4	
16	IBUF OBUF	·	

Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.250 ; gain = 10.98

Power report:-

Effective &JA:

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.707 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 47.9°C

Junction Temperature: 47.9°C
Thermal Margin: 77.1°C (12.3 W)

6.2°C/W

Power supplied to off-chip devices: 0 W
Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity

On-Chip Power 3.639 W (98%) Dynamic: Signals: 0.063 W (2%)98% Logic: 0.042 W (1%)97% I/O: 3.535 W (97%) Device Static: 0.067 W (2%)


12 UNIVERSAL SHIFT REGISTER Verilog code:-

```
module universal_shift_register (
 input wire clk,
 input wire rst,
 input wire shift_left,
 input wire shift_right,
 input wire enable,
 input wire [3:0] data_in,
 output wire [3:0] data_out
);
 reg [3:0] shift_reg;
 always @(posedge clk or posedge rst) begin
  if (rst) begin
   shift reg <= 4'b0000;
  end else if (enable) begin
   if (shift_left) begin
    shift_reg <= {shift_reg[2:0], data_in[0]};</pre>
   end else if (shift_right) begin
    shift reg <= {data in[3], shift reg[3:1]};</pre>
   end
  end
 end
 assign data_out = shift_reg;
endmodule
Test bench:-
module tb universal shift register;
 reg clk;
 reg rst;
 reg shift_left;
 reg shift_right;
 reg enable;
 wire [3:0] data_in;
 wire [3:0] data out;
 universal shift register uut (
  .clk(clk),
  .rst(rst),
  .shift_left(shift_left),
  .shift right(shift right),
```

```
.enable(enable),
 .data_in(data_in),
 .data_out(data_out)
);
always begin
#5 clk = ~clk;
end
initial begin
clk = 0;
 rst = 0;
 shift_left = 1;
 shift_right = 0;
 enable = 1;
 data_in = 4'b1101;
 rst = 1;
#10 rst = 0;
 $display("Left Shift:");
 for (int i = 0; i < 4; i = i + 1) begin
  #5;
  $display("Data Out: %b", data_out);
  data_in = data_in << 1;
 end
 $display("Right Shift:");
 shift_left = 0;
 shift_right = 1;
 data_in = 4'b1101;
 for (int i = 0; i < 4; i = i + 1) begin
  $display("Data Out: %b", data_out);
  data_in = data_in >> 1;
 end
$finish;
end
```

endmodule

RTIsymatic:-



Synthesis report:-

Start Writing Synthesis Report				
Repor	t BlackBoxes	3:		
+-+		-+		
B1	ackBox name	Instances		
+-+		-++		
+-+		-++		
+	t Cell Usage	+		
+	+	+		
1	BUFG	1		
12	LUT3	5		
3	FDCE	4		
4	IBUF	7		
5	OBUF	4		
	+	+		

Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1032.137 ; gain = 15.234

Power report:-

Confidence level:

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:

Design Power Budget:

Not Specified

N/A


Junction Temperature:

Thermal Margin:

94.4°C (15.1 W)

Effective ϑJA : 6.2°C/W Power supplied to off-chip devices: 0 W

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity




13 : CN(CHANGE-NO CHANGE FLIPFLOP) USING 2:1 MUX

```
Verilog code:-
module cn_flip_flop (
 input wire clk,
 input wire rst,
 input wire cn,
 input wire d,
 output wire q
);
 reg q_reg;
 wire mux_out;
 always @(posedge clk or posedge rst) begin
  if (rst) begin
   q_reg <= 1'b0;
  end else if (cn) begin
   q_reg <= d;
  end
 end
 assign mux_out = cn ? d : q_reg;
 assign q = mux_out;
endmodule
Test bench:-
module tb_cn_flip_flop;
 reg clk;
 reg rst;
 reg cn;
 reg d;
 wire q;
 cn_flip_flop uut (
  .clk(clk),
  .rst(rst),
  .cn(cn),
```

.d(d), .q(q)

```
);
 always begin
 #5 clk = ~clk;
 end
initial begin
  clk = 0;
  rst = 0;
  cn = 0;
  d = 0;
  rst = 1;
  #10 rst = 0;
  $display("Clock | CN | D | Q");
  $display("-----|---|---");
  for (int i = 0; i < 8; i = i + 1) begin
   d = $random % 2;
   cn = $random % 2;
   #5;
   $display("%4b | %2b | %1b | %1b", clk, cn, d, q);
  end
  $finish;
 end
endmodule
```

RTIsymatic:-



Synthesis report:-

Start Writing Synthesis Report						
Report BlackBoxes:						
+-++						
BlackBox name Instances						
+-++						
+-++						
Report Cell Usage:						
++						
++						
1 BUFG 1						
2 LUT3 1						
3 FDCE 1						
4 IBUF 4						
5 OBUF 1						
++						

Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1033.520 ; gain = 18.836

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:

Design Power Budget:

Not Specified

N/A

Junction Temperature:

Thermal Margin:

Effective &JA:

Power supplied to off-chip devices:

Confidence level:

Do.255 W

Not Specified

8/4


6.6°C

15.7 W)

6.2°C/W

Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



14 FREQUENCY DIVIDER BY ODD NUMBERS

Verilog code:-

module odd_frequency_divider (


```
input wire clk,
 output wire out
);
reg [2:0] count;
always @(posedge clk) begin
 if (count == 3'b111) begin
  count <= 3'b000;
 end
 else begin
  count <= count + 1;</pre>
 end
end
assign out = (count == 3'b100) ? 1'b1 : 1'b0;
endmodule
Testbench:-
module test_odd_frequency_divider;
reg clk;
wire out;
odd_frequency_divider UUT (
 .clk(clk),
 .out(out)
);
always begin
 #5 clk = ~clk;
end
initial begin
 clk = 0;
 #10;
 $display("Time=%0t, Clock=%b, Output=%b", $time, clk, out);
 #10;
```

\$finish;

end

endmodule

RTIsymatic:-



Synthasis report:-

Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1042.262 ; gain = 24.605

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.631 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 26.2°C


Thermal Margin: 58.8°C (31.0 W)

Effective & JA: 1.9°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



15 GREATEST COMMON DIVISOR USING BEHAVIOURAL MODELLING

Verilog code:-

```
module gcd calculator (
 input wire [31:0] a,
 input wire [31:0] b,
 output wire [31:0] gcd
);
// Helper function to compute the GCD
function [31:0] compute_gcd;
 input [31:0] x, y;
 begin
  if (y == 0) begin
   compute gcd = x;
  end else begin
   compute_gcd = compute_gcd(y, x % y);
  end
 end
endfunction
Test bench:-
module test_gcd_calculator;
reg [31:0] a, b;
wire [31:0] gcd;
gcd_calculator UUT (
 .a(a),
 .b(b),
 .gcd(gcd)
);
initial begin
 a = 48;
 b = 18;
 #10;
 d(GCD(%d, %d) = %d'', a, b, gcd);
```

```
$finish;
end
endmodule
assign gcd = compute_gcd(a, b);
endmodule
16 GREATEST COMMON DIVISOR VIA FSM
Verilog code:-
module gcd_calculator (
 input wire clk,
 input wire rst,
 input wire [31:0] a,
 input wire [31:0] b,
 output wire [31:0] gcd,
 output wire done
);
parameter IDLE = 2'b00;
parameter COMPARE = 2'b01;
parameter SUBTRACT = 2'b10;
reg [1:0] state, next_state;
always @(posedge clk or posedge rst) begin
 if (rst) begin
  state <= IDLE;
 end else begin
  state <= next state;
 end
end
always @(*) begin
 case(state)
  IDLE: next_state = COMPARE;
  COMPARE: next state = (a > b) ? SUBTRACT : COMPARE;
  SUBTRACT: next_state = (b > a) ? COMPARE : SUBTRACT;
  default: next state = IDLE;
 endcase
end
```

```
reg [31:0] a_reg, b_reg;
always @(posedge clk or posedge rst) begin
 if (rst) begin
  a reg <= 32'b0;
  b_reg <= 32'b0;
 end else if (state == IDLE) begin
  a reg <= a;
  b_reg <= b;
 end else if (state == SUBTRACT) begin
  a_reg <= a_reg - b_reg;
 end else if (state == COMPARE) begin
  b_reg <= b_reg - a_reg;
 end
end
assign done = (state == IDLE);
assign gcd = (state == IDLE) ? a_reg : b_reg;
endmodule
Test bench:-
module test_gcd_calculator;
reg clk;
reg rst;
reg [31:0] a, b;
wire [31:0] gcd;
wire done;
gcd_calculator UUT (
 .clk(clk),
 .rst(rst),
 .a(a),
 .b(b),
 .gcd(gcd),
 .done(done)
);
initial begin
 clk = 0;
```

```
rst = 0;

a = 48;

b = 18;

#5 rst = 1;

#5 rst = 0;

#10;

$display("GCD(%d, %d) = %d", a, b, gcd);

$finish;

end


always begin

#2 clk = ~clk;

end

endmodule
```

Rtl symatic:-



Synthesis report:-

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
+-+----
Report Cell Usage:
     |Cell |Count |
     BUFG
     CARRY4
13
     LUT2
     |LUT3
| 4
               961
|5
     FDCE
     FDPE
19
     IBUF
               661
    |OBUF |
110
               33|
```

Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 1032.867 ; gain = 13.016

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 7.644 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 72.3 °C


Thermal Margin: 52.7 °C (8.4 W)

Effective & JA: 6.2 °C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix



17 SINGLE PORT RAM

Verilog code:-

invalid switching activity

```
module single_port_ram (
input wire clk,
input wire we,
input wire [3:0] addr,
input wire [7:0] data_in,
output wire [7:0] data_out
);
reg [7:0] memory [15:0];
```


always @(posedge clk) begin

```
if (we) begin
  memory[addr] <= data_in;
 end
end
assign data out = we ? 8'bZZZZ ZZZZ : memory[addr];
endmodule
Testbench:-
module test_single_port_ram;
reg clk;
reg we;
reg [3:0] addr;
reg [7:0] data_in;
wire [7:0] data_out;
single_port_ram UUT (
 .clk(clk),
 .we(we),
 .addr(addr),
 .data_in(data_in),
 .data_out(data_out)
);
initial begin
 clk = 0;
 we = 1;
 addr = 3'b101;
 data_in = 8'b1101_0011;
 #10 we = 0;
 $display("Read data at address %d: %h", addr, data_out);
 $finish;
end
```

```
always begin
#5 clk = ~clk;
end
```

endmodule

RTIsynthesis:-




Synthesis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.226 W **Design Power Budget: Not Specified** Power Budget Margin: N/A Junction Temperature: 26.4°C Thermal Margin: 98.6°C (15.8 W) Effective &JA: 6.2°C/W Power supplied to off-chip devices: 0 W Confidence level: Launch Power Constraint Advisor to find and fix invalid switching activity



18 DUAL PORT RAM


Verilog code:-

```
module dual_port_ram (
 input wire clk,
 input wire we,
 input wire [3:0] addr_w,
 input wire [7:0] data_in,
 input wire re,
 input wire [3:0] addr r,
 output wire [7:0] data_out
);
reg [7:0] memory [15:0];
always @(posedge clk) begin
if (we) begin
  memory[addr_w] <= data_in;
 end
end
assign data out = (re) ? memory[addr r] : 8'bZZZZ ZZZZ;
endmodule
Test bench:-
module test dual port ram;
```

```
reg clk;
reg we;
reg [3:0] addr_w;
reg [7:0] data_in;
reg re;
reg [3:0] addr_r;
wire [7:0] data_out;
dual_port_ram UUT (
 .clk(clk),
 .we(we),
 .addr_w(addr_w),
 .data_in(data_in),
 .re(re),
 .addr_r(addr_r),
 .data_out(data_out)
);
initial begin
 clk = 0;
 we = 1;
 addr_w = 3'b101;
 data_in = 8'b1101_0011;
 #10 we = 0;
 re = 1;
 addr_r = 3'b101;
 #10;
 $display("Read data at address %d: %h", addr_r, data_out);
 $finish;
end
always begin
 #5 clk = ~clk;
end
```

endmodule

RTIsymatic:-



Synthesis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.233 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 32.6°C

Thermal Margin: 92.4°C (14.8 W)

Effective ϑ JA: 6.2°C/W Power supplied to off-chip devices: 0 W Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



19 CLOCK BUFFER

```
Verilog code:-
```

```
module clock_buffer (
 input wire clk_in,
 output wire clk_out
);
assign clk out = clk in;
endmodule
Test bench:-
module test clock buffer;
reg clk in;
wire clk_out;
clock_buffer UUT (
 .clk_in(clk_in),
 .clk_out(clk_out)
);
initial begin
 clk in = 0;
 forever begin
  #5 clk_in = ~clk_in;
```


end

```
$monitor("Time=%0t, Input Clock=%b, Output Clock=%b", $time, clk_in,
clk_out);
#50;
```

\$finish; end

endmodule

RTLsymatic:-



Synthesis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.304 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 26.9°C

Thermal Margin: 98.1°C (15.7 W)


Effective ϑJA : 6.2°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix

invalid switching activity



20 SYNCHRONOUS FIFO

Verilog code:-

```
module fifo(
 input wire clk,
 input wire rst,
 input wire wr_en,
 input wire [7:0] data in,
 output wire [7:0] data_out,
 output wire rd_empty,
 output wire wr_full
);
parameter DEPTH = 4;
parameter WIDTH = 8;
reg [WIDTH-1:0] memory [0:DEPTH-1];
reg [2:0] wr_ptr, rd_ptr;
reg [3:0] count;
assign data out = (count == 0) ? 8'b0 : memory[rd ptr];
assign rd_empty = (count == 0);
assign wr_full = (count == DEPTH);
always @(posedge clk or posedge rst) begin
 if (rst) begin
  wr ptr <= 3'b0;
  rd ptr <= 3'b0;
```


```
count <= 0;
 end
 else if (wr_en && !wr_full) begin
  memory[wr_ptr] <= data_in;</pre>
  wr_ptr <= wr_ptr + 1;
  count <= count + 1;</pre>
 end
 else if (!rd_empty) begin
  rd ptr <= rd ptr + 1;
  count <= count - 1;</pre>
 end
end
endmodule
Testbench:-
module tb fifo();
reg clk;
reg rst;
reg wr_en;
reg [7:0] data_in;
wire [7:0] data_out;
wire rd_empty;
wire wr_full;
fifo my_fifo (
 .clk(clk),
 .rst(rst),
 .wr_en(wr_en),
 .data_in(data_in),
 .data_out(data_out),
 .rd_empty(rd_empty),
 .wr_full(wr_full)
);
initial begin
 clk = 0;
 rst = 1;
 wr_en = 0;
 data_in = 8'h00;
 #10 rst = 0;
 #10 wr_en = 1;
```

```
data_in = 8'hAA;
#10 data_in = 8'h55;
#10 wr_en = 0;
#10 wr_en = 1;
data_in = 8'h33;
#10 data_in = 8'hFF;
#10 wr_en = 0;
#20 $finish;
end

always begin
#5 clk = ~clk;
end
```

endmodule

RTIsymatic:-



Synthesis report:-

```
Start Writing Synthesis Report
Report BlackBoxes:
| |BlackBox name |Instances |
Report Cell Usage:
     |Cell |Count |
     BUFG
      |LUT3 |
      |LUT4 |
      LUT5
                 131
16
      |LUT6 |
                101
17
      FDCE
                 81
18
      FDRE
                32|
      |IBUF |
                11|
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1041.223 ; gain = 34.371
```

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 6.352 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 64.3°C


Thermal Margin: 35.7°C (5.7 W)

Effective & JA: 6.2°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity




21 PRIORITY ENCODER

Verilog code:-

Endmodule

```
Test bench:-
module\ tb\_priority\_encoder\_4\_to\_2();
reg [3:0] inputs;
wire [1:0] encoded;
priority_encoder_4_to_2 my_encoder (
 .inputs(inputs),
 .encoded(encoded)
);
initial begin
 $display("Testing 4-to-2 Priority Encoder");
 $display("Input (HEX)\tOutput (BIN)");
 $monitor("%h\t\t%b", inputs, encoded);
 for (inputs = 0; inputs < 16; inputs = inputs + 1) begin
  #5;
 end
 $finish;
end
endmodule
```

RTIsynthasis:-



Synthsis report:-

Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1029.832 ; gain = 12.234

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.59 W

Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 28.6°C


Thermal Margin: 96.4°C (15.4 W)

Effective ϑ JA: 6.2°C/W

Power supplied to off-chip devices: 0 W

Confidence level:

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



22 SEVEN SEGMENT DISPLAY USING ROM

Verilog code:-

```
module seven_segment_display(
input wire [3:0] digit_select,
output wire [6:0] segment
);


reg [6:0] rom [0:9];

initial begin
rom[0] = 7'b1000000;
rom[1] = 7'b1111001;
```

rom[2] = 7'b0100100;

```
rom[3] = 7'b0110000;
 rom[4] = 7'b0011001;
 rom[5] = 7'b0010010;
 rom[6] = 7'b0000010;
 rom[7] = 7'b1111000;
 rom[8] = 7'b0000000;
 rom[9] = 7'b0010000;
end
assign segment = rom[digit_select];
endmodule
Testbench:-
module tb_seven_segment_display();
reg [3:0] digit_select;
wire [6:0] segment;
seven_segment_display my_display (
 .digit_select(digit_select),
 .segment(segment)
);
initial begin
 $display("Testing Seven-Segment Display");
 $display("Digit\tSegment Pattern (BIN)");
 for (digit_select = 0; digit_select < 10; digit_select = digit_select + 1) begin
  #5;
 end
 $finish;
end
endmodule
```

RTIsymatic:-



Synthesis report:-

Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1032.320 ; gain = 0.000

On-Chip Power

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.673 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 35.3°C

Thermal Margin: 89.7°C (14.3 W)

Effective & JA: 6.2°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix


23 SERIAL ADDER Verilog code:-

invalid switching activity

```
module serial_adder(
 input wire clk,
 input wire rst,
 input wire [3:0] A,
 input wire [3:0] B,
 output wire [3:0] sum
);
reg [3:0] carry;
reg [3:0] temp_sum;
always @(posedge clk or posedge rst) begin
 if (rst) begin
  carry <= 4'b0;
  temp_sum <= 4'b0;
 end
 else begin
  \{carry[0], temp\_sum[0]\} \le A[0] + B[0] + carry[0];
  {carry[1], temp\_sum[1]} \le A[1] + B[1] + carry[1];
  \{carry[2], temp sum[2]\} \le A[2] + B[2] + carry[2];
  \{carry[3], temp\_sum[3]\} \le A[3] + B[3] + carry[3];
 end
end
assign sum = temp_sum;
endmodule
Test bench:-
module tb serial adder();
reg clk;
reg rst;
reg [3:0] A;
reg [3:0] B;
wire [3:0] sum;
serial_adder my_adder (
 .clk(clk),
 .rst(rst),
 .A(A),
 .B(B),
 .sum(sum)
);
```

```
initial begin
 clk = 0;
 rst = 1;
 A = 4'b0;
 B = 4'b0;
 #5 A = 4'b0101;
 B = 4'b0011;
 rst = 0;
 #10 rst = 1;
 #5;
 A = 4'b0111;
 B = 4'b1001;
 rst = 0;
 #10 rst = 1;
 #5;
 $finish;
end
always begin
 #5 clk = ~clk;
end
endmodule
```

RTIsymatic:-



Synthesis report:-

Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1026.422 ; gain = 10.727

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:

Design Power Budget:

Not Specified

Nower Budget Margin:

N/A

Junction Temperature:

38.1°C

Thermal Margin:

86.9°C (13.9 W)


Effective &JA:

Power supplied to off-chip devices:

Confidence level:

Low

Launch Power Constraint Advisor to find and fix



24 FIXED PRIORITY ARBITER

Verilog code:-

invalid switching activity


Endmodule

Test bench:-

module tb_fixed_priority_arbiter();

```
reg [3:0] requests;
wire [3:0] grant;
fixed_priority_arbiter my_arbiter (
 .requests(requests),
 .grant(grant)
);
initial begin
 $display("Testing Fixed-Priority Arbiter");
 $display("Requests (BIN)\tGrant (BIN)");
 $monitor("%b\t\t\b", requests, grant);
 requests = 4'b0001;
 #10 requests = 4'b0000;
 requests = 4'b0010;
 #10 requests = 4'b0000;
 requests = 4'b0100;
 #10 requests = 4'b0000;
 requests = 4'b1000;
 #10 requests = 4'b0000;
 requests = 4'b0011;
 #10 requests = 4'b0000;
 requests = 4'b1100;
 #10 requests = 4'b0000;
 $finish;
end
endmodule
```

RTIsynthesis:-



Synthesis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:

Design Power Budget:

Not Specified

N/A

Junction Temperature:

29.2°C

Thermal Margin:


Effective BJA:

Power supplied to off-chip devices:

Confidence level:

Low

Launch Power Constraint Advisor to find and fix



25 ROUND ROBIN ARBITER

Verilog code:-

invalid switching activity


```
module round robin arbiter(
 input wire clk,
 input wire rst,
 input wire [3:0] requests,
 output wire [3:0] grant
);
reg [1:0] round_robin_pointer;
always @(posedge clk or posedge rst) begin
 if (rst) begin
  round_robin_pointer <= 2'b00;</pre>
 end
 else begin
  if (requests == 4'b0000) begin
   round_robin_pointer <= 2'b00; // No requests, reset pointer
  end
  else begin
   // Round-robin logic
   round robin pointer <= round robin pointer + 1;
   if (round_robin_pointer == 2'b11) begin
    round robin pointer <= 2'b00; // Wrap around to the beginning
   end
  end
 end
end
assign grant = (round_robin_pointer == 2'b00) ? requests :
       (round robin pointer == 2'b01)? requests >> 1:
       (round_robin_pointer == 2'b10) ? requests >> 2 :
                         requests >> 3;
endmodule
Test bench:-
module tb_round_robin_arbiter();
reg clk;
reg rst;
reg [3:0] requests;
wire [3:0] grant;
```

```
round_robin_arbiter my_arbiter (
 .clk(clk),
 .rst(rst),
 .requests(requests),
 .grant(grant)
);
initial begin
 $display("Testing Round-Robin Arbiter");
 $display("Requests (BIN)\tGrant (BIN)");
 $monitor("%b\t\t\b", requests, grant);
 rst = 1;
 requests = 4'b0001;
 #5 rst = 0;
 #5;
 rst = 1;
 requests = 4'b0010;
 #5 rst = 0;
 #5;
 rst = 1;
 requests = 4'b0100;
 #5 rst = 0;
 #5;
 rst = 1;
 requests = 4'b1000;
 #5 rst = 0;
 #5;
 rst = 1;
 requests = 4'b1111;
 #5 rst = 0;
 #5;
 $finish;
end
```

```
always begin
#5 clk = ~clk;
end
```

endmodule

RTIsymatic:-



Synthasis report:-

Power report:-

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 3.327 W
Design Power Budget: Not Specified

Power Budget Margin: N/A
Junction Temperature: 45.6°C

Thermal Margin: 79.4°C (12.7 W)

Effective ϑJA : 6.2°C/W Power supplied to off-chip devices: 0 W

Confidence level: Low

 $\underline{\text{Launch Power Constraint Advisor}}\,\text{to find and fix}$

invalid switching activity

