

Serial Peripheral Interface (SPI)

Embedded Systems and Communication Protocols for IoT (252461)

Dr. Witsarut Achariyaviriya

Department of Electrical Engineering, Faculty of Engineering


Chiangmai University

Introduction to SPI

- SPI is one of the most **widely used interfaces** in electronics, facilitating communication between microcontrollers and various peripheral ICs.
- SPI is a **synchronous**, **full duplex** master-slave interface.

• SPI communication involves **four wires**, providing a structured and efficient means of data exchange.


- SCK Serial Clock
- MOSI Master Out Slave In
- MISO Master In Slave Out
- SS Select Slave




LoRa

Introduction to SPI


- * SPI is one of the most **widely used interfaces** in electronics, facilitating communication between microcontrollers and various peripheral ICs.
- SPI is a **synchronous**, **full duplex** master-slave interface.
- SPI communication involves **four wires**, providing a structured and efficient means of data exchange.
 - SCK Serial Clock
 - MOSI Master Out Slave In
 - MISO Master In Slave Out
 - SS Select Slave



Basic of SPI Protocol




SPI Master-slave Interconnection




MOSI - Master Out Slave In

- Used to send data from master to slave(s)
 - Data is usually sent as bytes.
 - Need to cofigurate wether LSB or MSB transmit first (DORD: Data Order in case of ATmega328P).
- Number of bytes depends on implementation
 - Multiple bytes can be sent sequentially
 - Slave Select (\overline{SS}) may be held low between bytes




MISO - Master In Slave Out


- Used to send data from slave(s) to master
- Not all SPI implementations use MISO
 - Some devices only receive data from master
- MISO sent as a response to data on MOSI
- Master must know how many clock cycles to generate so slave can send all of its data



Clock Polarity (CPOL) and Clock Phase (CPHA)

SPI Mode	Conditions	Leading Edge	Trailing eDge
0	CPOL=0, CPHA=0	Sample (rising)	Setup (falling)
1	CPOL=0, CPHA=1	Setup (rising)	Sample (falling)
2	CPOL=1, CPHA=0	Sample (falling)	Setup (rising)
3	CPOL=1, CPHA=1	Setup (falling)	Sample (rising)






SPI Peripheral Block Diagram (ATmega328P)

Related Register For SPI Configueration

- **SPCR** SPI Control Register
 - This register controls the configuration and operation of the SPI module.
- * SPSR SPI Status Register
 - This register contains flags indicating the status of the SPI module.
- SPDR SPI Data Register
 - This register is used for data transfer between the register file and the SPI shift register.
 - Writing to this register initiates data transmission.
 - Reading from this register retrieves the most recently received data.



SPI Control Register (SPCR)

SPCR - SPI Control Register: This register controls the configuration and operation of the SPI module.

- Bit 7 (SPIE): SPI Interrupt Enable
- Bit 6 (SPE): SPI Enable (1=enable)
- Bit 5 (DORD): Data Order (MSB/LSB first)
- Bit 4 (MSTR): Master/Slave Select

- Bit 3 (CPOL): Clock Polarity (0 = leading edge Rising)
- Bit 2 (CPHA): Clock Phase (0 = leading edge sample)
- Bit 1 (SPR1): SPI Clock Rate Select 1

SPCR - SPI Control Register

• Bit 0 (SPR0): SPI Clock Rate Select 0


SPI2X	SPR1	SPR0	SCK Frequency
0	0	0	f _{osc} /4
0	0	1	f _{osc} /16
0	1	0	f _{osc} /64
0	1	1	f _{osc} /128
1	0	0	f _{osc} /2
1	0	1	f _{osc} /8
1	1	0	f _{osc} /32
1	1	1	f _{osc} /64

SPI Status Register (SPSR)


SPSR - SPI Status Register: This register contains flags indicating the status of the SPI module.

- Bit 7 (SPIF): SPI Interrupt Flag.
 - When a serial transfer is complete, the SPIF Flag is set.
 - the SPIF bit is cleared by first reading the SPI status register with SPIF set.
- Bit 6 (WCOL): Write Collision Flag.
 - The WCOL bit is set if the SPI data register (SPDR) is written during a data transfer.
 - the SPIF bit is cleared by first reading the SPI status register with SPIF set.
- Bit 0 (SPI2X): Double SPI Speed Bit.
 - When this bit is written logic one the SPI speed (SCK frequency) will be doubled.

Multi-slave SPI configuration





Regular configuration



daisy-chain configuration


SPI Communication Example with MAX7219






MAX7219 with 8 of 7 segments

Functional Diagram of MAX7219




	ADDRESS					
REGISTER	D15- D12	D11	D10	D9	D8	CODE
No-Op	Х	0	0	0	0	0xX0
Digit 0	Х	0	0	0	1	0xX1
Digit 1	Х	0	0	1	0	0xX2
Digit 2	Х	0	0	1	1	0xX3
Digit 3	Х	0	1	0	0	0xX4
Digit 4	Х	0	1	0	1	0xX5
Digit 5	Х	0	1	1	0	0xX6
Digit 6	Х	0	1	1	1	0xX7
Digit 7	Х	1	0	0	0	0xX8
Decode Mode	х	1	0	0	1	0xX9
Intensity	Х	1	0	1	0	0xXA
Scan Limit	Х	1	0	1	1	0xXB
Shutdown	Х	1	1	0	0	0xXC
Display Test	х	1	1	1	1	0xXF

Wiring



Main Function



SPI initialization

SPI Send Function

```
void spiSend(unsigned char data) {
    SPDR = data;
    while (!(SPSR & (1 << SPIF)));
}</pre>
```

MAX7219 Initialization

```
void max7219Send(unsigned char reg, unsigned char data) {
        PORTB &= ~(1 << CS_PIN); // CS low
        spiSend(reg);
        spiSend(data);
        PORTB |= (1 << CS_PIN); // CS high
void max7219Init() {
        \max 7219Send(0x09, 0x00); // Decode mode: No decode for digits 0-7
        max7219Send(0x0A, 0x0F); // Intensity: Set to maximum
        max7219Send(0x0B, 0x07); // Scan limit: Display digits 0-7
        max7219Send(0x0C, 0x01); // Shutdown mode: Normal operation
```

Display Smiling Face Function

```
void displayPattern() {
           unsigned char smiley[8] = {
                      0b00111100,0b01000010,0b10100101,0b10000001,
                      0b10100101,0b10011001,0b01000010,0b00111100
           for (int i = 0; i < 8; i++) {
                      max7219Send(i + 1, smiley[i]); // Start from register 1
```

Change Intensity function

```
void displayChangeIntensity() {
    if(intensity == 1){intensity=15;}
    else{intensity=1;}
    max7219Send(0x0A, intensity);
}
```