

REPORT

Design and Implementation of a Simple Processor

Ver 2.0 6/1/2022

	Full name	Function	Date
Written by	Vũ Minh Tuyến		6/1/2022
	Nguyễn Văn Thành		
Verified by	Nguyễn Khiêm Hùng		
Approved by	Nguyễn Khiêm Hùng		

Abstract (from 5 to 10 lines)

Recommended RTL level design, VHDL modeling, ModelSIM simulation and FPGA implementation of a simple 16-bit microprocessor. Processor application to build an application SoC system in the controller.

Keywords

FSM, FSMD, ModelSim, 16 bit microprocessor, VHDL, RTL

Work context

- 1. Learn the basics of VHDL, ModelSim
- 2. Analyze problem requirements (Learn 16-bit microprocessor structure)
- 3. Start writing learned 16-bit microprocessor component files
- 4. Combine component files into complete cpu file
- 5. Write and run testbench and check the output
- 6. Finalize the report based on output

Document History

Version	Time	Revised by	Description
V1.0	15/11/2021	Nguyễn Kiêm Hùng	Original Version
V2.0	10/1/2022	Vũ Minh Tuyến	2.0 Version
		Nguyễn Văn Thành	

Table of Contents

Do	cument History		
Tal	ole o	f Contents	4
1.	Intr	oduction	5
2.	Red	quirements	5
3.	Arc	hitecture Design	7
3	3.1.	FSMD	8
3	3.2.	Datapath architecture	9
3	3.3.	Controller	11
4.	Мо	deling	13
5.	Sin	nulation and Synthesis	13
Аp	pend	lix A: VHDL Code	15

1. Introduction

A General-Purpose Processor¹, also known as a microprocessor or Central Processing Unit (CPU), is a programmable digital system that solves complex tasks, computation in many applications. The same processor can solve computational problems in a wide variety of applications such as embedded systems in communications, industry, automobiles, etc. Choosing to use a general-purpose processor for partial implementation. The functionality of the system can help the designer achieve a number of benefits. First, the cost of a single processor unit can be very low, often just under a few dollars. One reason for this low cost is that processor manufacturers can allocate. NRE (Non-recurring engineering) costs for processor research and development across a large number of processors sold – often in the number of millions or billions of units.

2. Requirements

Table 1: Instruction Structure

TT	Assembly Instruction	First Byte		Second Byt	te Operation
		Opcode	Operand1	Operand2	
1	MOV Rn, direct	0000	Rn	direct	Rn = M(direct)
2	MOV direct, Rn	0001	Rn	direct	M(direct) = Rn
3	MOV Rn, @Rm	0010	Rn	Rm	M(Rm) = Rn
4	MOV Rn, #immed	0011	Rn	immediate	Rn = immediate
5	ADD Rn, Rm	0100	Rn	Rm	Rn = Rn + Rm
6	SUB Rn, Rm	0101	Rn	Rm	Rn = Rn - Rm
7	JZ Rn, Addr	0110	Rn	Addr	PC = Addr only if Rn = 0
8	OR Rn, Rm	0111	Rn	Rm	Rn = Rn OR Rm

_

¹ "General Purpose Processor - an overview | ScienceDirect Topics." https://www.sciencedirect.com/topics/computer-science/general-purpose-processor. Ngày truy cập 10 thg 1. 2022.

9	AND Rn, Rm	1000	Rn	Rm	Rn = Rn AND Rm
10	JMP Addr	1010	Rn	Adrr	PC = Addr

The microprocessor's structure includes function blocks as shown in Figure 2, where:

The Control Unit has:

- PC register (Program Counter): 16-bit, used to hold the address of the next instruction that the microprocessor will execute
- IR register (Instruction Register): 16-bit, used to store instructions that the processor will execute
- Controller: controls the process of reading instructions from memory into the IR register, then decodes the instruction and generates datapath control signals to execute the instruction loaded in the IR.

Data processing unit ²(Datapath):

- RF Register File (Register File): 16×16 bits, used to store data during computation of ALU
- ALU (arithmetic and logic unit): supports operations on 16-bit data

Memory: 64K×16 bit, used to store programs and data for the microprocessor

⁻

² "Data processing unit - Wikipedia." https://en.wikipedia.org/wiki/Data_processing_unit. Ngày truy cập 10 thg 1. 2022.




Figure 2: Structure of the basic function blocks of a microprocessor.

3. Architecture Design

We apply the integrated circuit design step-by-step process to come up with the RTL³ level architecture of the microprocessor. Since the microprocessor does not implement any particular algorithm, but only executes a given set of instructions, we will begin the design process by directly introducing the complex state machine model. FSMD (FSM with Datapath) integration for the processor. From the FSMD model we construct the data processing unit structure – the datapath then construct the FSM state machine by removing the computations performed by the Datapath from the FSMD. The FSM part is the model that describes the operation of the controller block (Controller) in Figure 2. After having the FSM state machine model and Datapath

_

³ "RTL - Wikipedia." https://en.wikipedia.org/wiki/RTL. Ngày truy cập 10 thg 1. 2022.

architecture, we can proceed to describe them using VHDL so that we can implement them. perform the simulation and verify the functional operation of the microprocessor on the computer.FSMD




Figure 3: FSMD state machine.

The operation of the microprocessor is modeled by a complex state machine as shown in Figure 2. It is called a complex state machine because it includes more than just the control part (control corresponds to the state machine). FSM) but also the hardware that performs the calculations and data processing (Datapath).

3.1. Datapath architecture




Figure 4: Datapath structure.

In a microprocessor, the Datapath data processing unit performs all calculations required by the microprocessor. Datapaths are usually composed of circuits to perform arithmetic operations (addition, subtraction, multiplication, comparison ...) and logical operations (and, or, ..), multiplexers and demultiplexers to control oriented data flow,

memory elements (usually registers) to store data and intermediate results during microprocessor operations.




Figure 5: Calculations supported by the ALU.

ALUs	ALUr
00	OPr1 + OPr2
01	OPr1 – Opr2
10	OPr1 OR OPr2
11	OPr1 AND OPr2

3.2. Controller




Figure 6: Controller I/O pairing interface.




Figure 7: FSM state machine model of the controller.

The overall architecture of the processor




Figure 8: Complete RTL level structure of the microprocessor

4. Modeling




Figure 9. Organization of the VHDL files.

5. Simulation and Synthesis

5.1. Simulation results




Figure 10: Testbench model to verify the functionality of the processor.




Figure 11: Simulation results

Appendix A: VHDL Code

```
1. ALU.vhd
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
ENTITY ALU IS
     GENERIC (DATA WIDTH: INTEGER := 16);
     PORT (
          OPr1: IN STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
          OPr2: IN STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
          ALUs: IN STD LOGIC VECTOR (1 DOWNTO 0);
          ALUr: OUT STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO
0);
          ALUz: OUT STD LOGIC;
          ALUeq: OUT STD LOGIC;
          ALUgt: OUT STD LOGIC
     );
END
ALU;
ARCHITECTURE ALU OF ALU IS
     SIGNAL result: STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
BEGIN
     PROCESS (ALUs, Opr1, Opr2)
     BEGIN
```

```
CASE(ALUs) IS
                  WHEN "00" => -- Add
                 result \le OPr1 + OPr2;
                  WHEN "01" => -- Sub
                 result <= OPr1 - OPr2;
                 WHEN "10" =>
                 result <= OPr1 OR OPr2;
                  WHEN "11" =>
                 result <= OPr1 AND OPr2;
                 WHEN OTHERS => -- Preset
                 result <= (OTHERS => '1');
           END CASE;
     END PROCESS;
     ALUr <= result;
     ALUz \le '1' WHEN OPr1 = x"0000" ELSE '0';
     ALUeq <= '1' WHEN OPr1 = OPr2 ELSE '0';
     ALugt <= '1' WHEN OPr1 > OPr2 ELSE '0';
END
ALU;
```

2. control unit.vhd

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY control_unit IS

```
GENERIC (
          ADDR WIDTH: INTEGER := 4;
          DATA WIDTH: INTEGER := 16);
     PORT (
          reset: IN STD LOGIC;
          clk: IN STD LOGIC;
          ALUz: IN STD LOGIC;
          ALUeq: IN STD LOGIC;
          ALUgt: IN STD LOGIC;
          addr in: IN STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
          ir data in: IN STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO
          RFs: OUT STD LOGIC VECTOR(1 DOWNTO 0);
          RFwa: OUT STD LOGIC VECTOR(ADDR WIDTH - 1 DOWNTO
0);
          RFwe: OUT STD LOGIC;
          OPr1a: OUT STD LOGIC VECTOR(ADDR WIDTH - 1 DOWNTO
0);
          OPrle: OUT STD LOGIC;
          OPr2a: OUT STD LOGIC VECTOR(ADDR WIDTH - 1 DOWNTO
0);
          OPr2e: OUT STD LOGIC;
          ALUs: OUT STD LOGIC VECTOR(1 DOWNTO 0);
          ADDR: OUT STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO
0);
          Mre: OUT STD LOGIC;
          Mwe: OUT STD LOGIC;
```

```
imm: OUT STD LOGIC VECTOR(8 - 1 DOWNTO 0);
          op : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
     );
END control unit;
ARCHITECTURE behav OF control unit IS
     COMPONENT controller
          GENERIC (
               DATA WIDTH: INTEGER := 16;
               ADDR WIDTH: INTEGER:= 4
          );
          PORT (
               reset: IN STD LOGIC;
               clk: IN STD LOGIC;
               ALUz, ALUeq, ALUgt: IN STD LOGIC;
               Instr in : IN STD LOGIC VECTOR(DATA WIDTH - 1
DOWNTO 0);
               RFs: OUT STD LOGIC VECTOR(1 DOWNTO 0);
               RFwa: OUT STD LOGIC VECTOR(ADDR WIDTH - 1
DOWNTO 0);
               RFwe: OUT STD_LOGIC;
               OPr1a: OUT STD LOGIC VECTOR(ADDR WIDTH - 1
DOWNTO 0);
```

```
OPrle: OUT STD LOGIC;
               OPr2a : OUT STD LOGIC VECTOR(ADDR WIDTH - 1
DOWNTO 0);
               OPr2e: OUT STD_LOGIC;
               ALUs: OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
               IRld : OUT STD LOGIC;
               PCinc: OUT STD LOGIC;
               PCclr: OUT STD LOGIC;
               PCld : OUT STD_LOGIC;
               addr Ms: OUT STD LOGIC VECTOR(1 DOWNTO 0);
               Mre: OUT STD LOGIC;
               Mwe: OUT STD LOGIC
          );
     END COMPONENT;
     COMPONENT instruction register
          PORT (
               clk: IN STD LOGIC;
               IRId: IN STD LOGIC;
               IRin : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
               IRout: OUT STD LOGIC VECTOR(15 DOWNTO 0)
          );
     END COMPONENT;
     COMPONENT program counter
          PORT (
               clk: IN STD LOGIC;
```

```
PCclr: IN STD LOGIC;
               PCinc: IN STD LOGIC;
               PCld: IN STD LOGIC;
               PCd in: IN STD LOGIC VECTOR(7 DOWNTO 0);
               PCd out: OUT STD LOGIC VECTOR(15 DOWNTO 0)
          );
     END COMPONENT;
     COMPONENT mux4to1
          GENERIC (DATA WIDTH: INTEGER := 16);
          PORT (
                data_in_mux0, data_in_mux1, data_in_mux2, data_in_mux3: IN
STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO 0);
               SEL: IN STD LOGIC VECTOR (1 DOWNTO 0);
               Z: OUT STD LOGIC VECTOR (DATA WIDTH - 1
DOWNTO 0)
          );
     END COMPONENT;
     --signal Instr in : std logic vector(15 downto 0);
     SIGNAL IRout: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL IRout 7 to 0: STD LOGIC VECTOR(7 DOWNTO 0);
     SIGNAL IRout mux: STD LOGIC VECTOR(15 DOWNTO 0);
     -- tin hieu cho pc va ir
     SIGNAL PCout: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL IRId: STD LOGIC;
     SIGNAL PCinc: STD LOGIC;
     SIGNAL PCclr: STD LOGIC;
```

```
SIGNAL PCld: STD LOGIC;
      SIGNAL addr Ms: STD LOGIC VECTOR(1 DOWNTO 0);
      SIGNAL data in mux3 map: STD LOGIC VECTOR(DATA WIDTH - 1
DOWNTO 0) := x''0000'';
BEGIN
      ctrl: controller
      PORT MAP(
           reset, clk, ALUz, ALUeq, ALUgt, IRout, RFs,
           RFwa, RFwe, OPr1a, OPr1e, OPr2a, OPr2e, ALUs, IRld,
           PCinc, PCclr, PCld, addr Ms, Mre, Mwe);
     pc: program counter
      PORT MAP(clk, PCclr, PCinc, PCld, IRout 7 to 0, PCout);
      ir: instruction register
      PORT MAP(clk, IRld, ir data in, IRout);
      mux: mux4to1
     PORT MAP(addr in, IRout mux, PCout, data in mux3 map, addr Ms,
ADDR);
      IRout 7 to 0 \le IRout(7 DOWNTO 0);
     IRout mux \le x"00" & IRout 7 to 0;
      imm \le IRout 7 to 0;
      op <= IRout(15 DOWNTO 12);
END behav;
```

3. controller.vhd

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY controller IS
     GENERIC (
          DATA_WIDTH: INTEGER := 16;
          ADDR WIDTH: INTEGER := 4
     );
     PORT (
          reset: IN STD LOGIC;
          clk: IN STD LOGIC;
          ALUz, ALUeq, ALUgt: IN STD LOGIC;
          Instr in: IN STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
          RFs: OUT STD LOGIC VECTOR(1 DOWNTO 0);
          RFwa: OUT STD LOGIC VECTOR(ADDR WIDTH - 1 DOWNTO
0);
          RFwe: OUT STD LOGIC;
          OPr1a: OUT STD LOGIC VECTOR(ADDR WIDTH - 1 DOWNTO
0);
          OPrle: OUT STD LOGIC;
          OPr2a: OUT STD LOGIC VECTOR(ADDR WIDTH - 1 DOWNTO
0);
          OPr2e: OUT STD LOGIC;
          ALUs: OUT STD LOGIC VECTOR(1 DOWNTO 0);
```

```
IRId: OUT STD LOGIC;
           PCinc: OUT STD LOGIC;
           PCclr: OUT STD_LOGIC;
           PCld: OUT STD LOGIC;
           addr Ms: OUT STD LOGIC VECTOR(1 DOWNTO 0);
           Mre: OUT STD LOGIC;
           Mwe: OUT STD LOGIC
     );
END controller;
ARCHITECTURE controller OF controller IS
     TYPE state type IS (RESET S, FETCH, Load IR, Increase PC, DECODE,
MOV1, MOV1a, MOV2, MOV2a,
           MOV3, MOV3a, MOV4, MOV4a, ADD, ADDa, SUB, SUBa,
           OR S, OR Sa, AND S, AND Sa, JPZ, JPZa, JMP, JMPa, JMPb,
NOPE);
     SIGNAL state: state type;
     SIGNAL rn, rm, OPCODE: STD LOGIC VECTOR(3 DOWNTO 0);
BEGIN
     rn \le Instr in(11 DOWNTO 8);
     rm <= Instr in(7 DOWNTO 4);
     OPCODE <= INSTR in(15 DOWNTO 12);
     NSL: PROCESS (clk, reset, OPCODE) --chuyen trang thai
     BEGIN
           IF reset = '1' THEN
                state <= RESET S;
```

```
ELSIF clk'event AND clk = '1' THEN
CASE state IS
     WHEN RESET_S =>
           state <= FETCH;
     WHEN FETCH =>
           state <= Load IR;
     WHEN Load IR =>
           state <= Increase PC;
     WHEN Increase PC =>
           state <= DECODE;
     WHEN DECODE =>
           CASE OPCODE IS
                 WHEN "0000" =>
                      state <= MOV1;
                 WHEN "0001" =>
                       state <= MOV2;
                 WHEN "0010" =>
                      state \leq MOV3;
                 WHEN "0011" =>
                      state <= MOV4;
                 WHEN "0100" =>
                      state <= ADD;
                 WHEN "0101" =>
                       state <= SUB;
                 WHEN "0110" =>
                      state \leq JPZ;
                 WHEN "0111" =>
```

state <= OR_S;

```
WHEN "1000" =>
                state <= AND_S;
          WHEN "1001" => state <= JMP;
                --when "1001"=>
                -- state <= JMP;
          WHEN OTHERS => state <= NOPE;
     END CASE;
WHEN MOV1 =>
     state <= MOV1a;
WHEN MOV1a =>
     state <= FETCH;
WHEN MOV2 =>
     state <= MOV2a;
WHEN MOV2a =>
     state <= FETCH;
WHEN MOV3 =>
     state <= MOV3a;
WHEN MOV3a =>
     state <= FETCH;
WHEN MOV4 =>
```

state <= FETCH;

WHEN ADD =>

```
state <= ADDa;
```

WHEN ADDa =>

state <= FETCH;

WHEN SUB =>

state <= SUBa;

WHEN SUBa =>

state <= FETCH;</pre>

WHEN JPZ =>

state <= JPZa;

WHEN JPZa =>

state <= FETCH;

WHEN $OR_S =>$

state <= OR_Sa;

WHEN OR_Sa =>

state <= FETCH;

WHEN AND_S =>

state <= AND_Sa;

WHEN AND_Sa =>

state <= FETCH;

WHEN OTHERS => State <= FETCH;

```
END CASE;
END IF;
```

END PROCESS;

-- lenh cho PC

PCClr <= '1' WHEN (State = RESET S) ELSE '0';

PCinc <= '1' WHEN (State = Increase PC) ELSE '0';

PCLd <= ALUz WHEN (State = JPZa) ELSE '0';

-- lenh cho IR

IRId <= '1' WHEN (state = Load IR) ELSE '0';

-- Address slect

WITH State SELECT

addr Ms <= "10" WHEN Fetch,

"01" WHEN MOV1 | MOV2a,

"00" WHEN MOV3a,

"11" WHEN OTHERS;

WITH State SELECT

Mre <= '1' WHEN Fetch | MOV1,

'0' WHEN OTHERS;

WITH State SELECT

Mwe <= '1' WHEN MOV2a | MOV3a,

'0' WHEN OTHERS;

-- Write RF

WITH State SELECT

RFs <= "10" WHEN MOV1a,

"01" WHEN MOv4,

"00" WHEN ADDa | SUBa | OR S,

"11" WHEN OTHERS;

WITH State SELECT

```
RFwe <= '1' WHEN MOV1a | MOv4 | ADDa | SUBa | OR Sa | AND Sa,
```

'0' WHEN OTHERS;

WITH State SELECT

RFwa <= rn WHEN MOV1a | MOv4 | ADDa | SUBa | OR_Sa | AND_Sa,

"0000" WHEN OTHERS;

WITH State SELECT

 $OPr1e \le '1' WHEN MOV2 \mid MOV3 \mid ADD \mid SUB \mid JPZ \mid OR S \mid AND S$,

'0' WHEN OTHERS;

WITH State SELECT

 $OPr1a \le rn WHEN MOV2 \mid MOV3 \mid ADD \mid SUB \mid JPZ \mid OR S \mid AND S$,

"0000" WHEN OTHERS;

WITH State SELECT

 $OPr2e \le '1' WHEN MOV3 \mid ADD \mid SUB \mid OR S \mid AND S$,

'0'WHEN OTHERS;

WITH State SELECT

 $OPr2a \le rm WHEN MOV3 \mid ADD \mid SUB \mid OR S \mid AND S$,

"0000" WHEN OTHERS;

WITH State SELECT

ALUs <= "00" WHEN ADD | ADDa,

"01" WHEN SUB | SUBa,

"10" WHEN OR_S,

"11" WHEN OTHERS;

END controller;

4. cpu.vhd

LIBRARY ieee;

USE ieee.std logic 1164.ALL;

```
USE ieee.numeric_std.ALL;
ENTITY cpu IS
     GENERIC (
          DATA WIDTH: INTEGER := 16;
          ADDR_WIDTH: INTEGER:=4
     );
     PORT (
          clk: IN STD_LOGIC;
          reset : IN STD_LOGIC;
          address cpu: OUT STD LOGIC VECTOR(DATA WIDTH - 1
DOWNTO 0);
          Mre cpu: OUT STD LOGIC;
          Mwe_cpu : OUT STD_LOGIC;
          data out: OUT STD LOGIC VECTOR(DATA WIDTH - 1
DOWNTO 0);
          data in : OUT STD LOGIC VECTOR(DATA WIDTH - 1
DOWNTO 0)
     );
END cpu;
ARCHITECTURE behav OF cpu IS
     COMPONENT control_unit
          GENERIC (ADDR_WIDTH: INTEGER:=4);
```

```
PORT (
               reset: IN STD LOGIC;
               clk: IN STD_LOGIC;
               ALUz, ALUeq, ALUgt: IN STD LOGIC;
               addr in: IN STD LOGIC VECTOR(16 - 1 DOWNTO 0);
               ir data in: IN STD LOGIC VECTOR(16 - 1 DOWNTO
0);
               RFs: OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
               RFwa: OUT STD LOGIC VECTOR(ADDR WIDTH - 1
DOWNTO 0);
               RFwe: OUT STD_LOGIC;
               OPr1a: OUT STD LOGIC VECTOR(ADDR WIDTH -
1 DOWNTO 0);
               OPrle: OUT STD LOGIC;
               OPr2a: OUT STD LOGIC VECTOR(ADDR WIDTH -
1 DOWNTO 0);
               OPr2e: OUT STD LOGIC;
               ALUs: OUT STD LOGIC VECTOR(1 DOWNTO 0);
               ADDR: OUT STD LOGIC VECTOR(DATA WIDTH -
1 DOWNTO 0);
               Mre cu: OUT STD LOGIC;
               Mwe_cu : OUT STD_LOGIC;
               imm: OUT STD LOGIC VECTOR(8 - 1 DOWNTO 0);
               op: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
          );
```

```
END COMPONENT;
     COMPONENT datapath
          GENERIC (
               DATA WIDTH: INTEGER := 16;
               ADDR WIDTH: INTEGER := 4
          );
          PORT (
               rst: IN STD LOGIC;
               clk: IN STD_LOGIC;
               imm: IN STD LOGIC VECTOR(7 DOWNTO 0);
               data_in_mux2
                                                          IN
STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
               RFs: IN STD LOGIC VECTOR(1 DOWNTO 0);
               ALUs: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
               ALUz: OUT STD LOGIC;
               ALUeq: OUT STD LOGIC;
               ALUgt: OUT STD LOGIC;
               RFwa: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
               RFwe: IN STD LOGIC;
               OPr1a: IN STD LOGIC VECTOR(3 DOWNTO 0);
               OPr1e: IN STD LOGIC;
               OPr2a: IN STD LOGIC VECTOR(3 DOWNTO 0);
               OPr2e: IN STD LOGIC;
               add_out: OUT STD_LOGIC_VECTOR(DATA_WIDTH -
1 DOWNTO 0);
```

```
data out: OUT STD LOGIC VECTOR(DATA WIDTH -
1 DOWNTO 0)
          );
     END COMPONENT;
     COMPONENT dpmem
          GENERIC (
               DATA WIDTH: INTEGER := 16;
               ADDR WIDTH: INTEGER:= 16
          );
          PORT (
               Clk: IN STD LOGIC;
               Reset: IN STD LOGIC;
               addr: IN STD_LOGIC_VECTOR(ADDR_WIDTH - 1
DOWNTO 0);
               Wen: IN STD LOGIC;
               Datain: IN STD_LOGIC_VECTOR(DATA_WIDTH - 1
DOWNTO 0) := (OTHERS => '0');
               Ren: IN STD_LOGIC;
               Dataout: OUT STD LOGIC VECTOR(DATA WIDTH -
1 DOWNTO 0)
          );
     END COMPONENT;
     SIGNAL address: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL imm: STD LOGIC VECTOR(7 DOWNTO 0);
     SIGNAL OPr2: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL Mre: STD LOGIC;
```

```
SIGNAL Mwe: STD LOGIC;
     SIGNAL data out mem: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL data in mem: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL RFs: STD LOGIC VECTOR(1 DOWNTO 0);
     SIGNAL RFwa: STD LOGIC VECTOR(4 - 1 DOWNTO 0);
     SIGNAL RFwe: STD LOGIC;
     SIGNAL OPrla: STD LOGIC VECTOR(4 - 1 DOWNTO 0);
     SIGNAL OPrle: STD LOGIC;
     SIGNAL OPr2a: STD LOGIC VECTOR(4 - 1 DOWNTO 0);
     SIGNAL OPr2e: STD LOGIC;
     SIGNAL ALUs: STD LOGIC VECTOR(1 DOWNTO 0);
     SIGNAL ALUz : STD LOGIC;
     SIGNAL ALUeq : STD LOGIC;
     SIGNAL ALUgt: STD LOGIC;
     SIGNAL op : STD LOGIC VECTOR(3 DOWNTO 0);
BEGIN
     ctrl: ENTITY work.control unit
          PORT MAP(
                reset, clk, ALUz, ALUeq, ALUgt, OPr2, data out mem,
RFs, RFwa,
                RFwe, OPr1a, OPr1e, Opr2a, OPr2e, ALUs, address, Mre,
Mwe, imm, op);
```

data: datapath

```
PORT MAP(
              reset, clk, imm, data out mem, RFs, ALUs, ALUz, ALUeq,
   ALUgt, RFwa, RFwe,
              OPrla, OPrle, Opr2a, OPr2e, OPr2, data in mem);
        mem: dpmem
        PORT
                MAP(clk,
                                   address,
                                                    data in mem,
                           reset,
                                            Mwe,
                                                                  Mre,
   data_out_mem);
        address cpu <= address;
        Mre cpu <= Mre;
        Mwe cpu <= Mwe;
        data out <= data out mem;
        data in <= data in mem;
   END behav;
5. cpu tb.vhd
  LIBRARY ieee;
   USE ieee.std logic 1164.ALL;
   USE ieee.numeric std.ALL;
   ENTITY cpu tb IS
  END cpu_tb;
   ARCHITECTURE behav OF cpu tb IS
         COMPONENT cpu
              PORT (
                    clk: IN STD LOGIC;
                    reset: IN STD LOGIC;
```

```
address cpu : OUT
                                       STD LOGIC VECTOR(15
DOWNTO 0);
                Mre_cpu: OUT STD_LOGIC;
                Mwe cpu: OUT STD LOGIC;
                data out mem t : OUT STD LOGIC VECTOR(15
DOWNTO 0);
                data in mem t : OUT
                                       STD LOGIC VECTOR(15
DOWNTO 0)
          );
     END COMPONENT;
     CONSTANT clk period : TIME := 15 ns;
     SIGNAL clk : STD LOGIC := '1';
     SIGNAL reset : STD LOGIC := '1';
     SIGNAL address cpu: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL Mre cpu: STD LOGIC;
     SIGNAL Mwe cpu: STD LOGIC;
     SIGNAL data out mem t: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL data in mem t: STD LOGIC VECTOR(15 DOWNTO 0);
BEGIN
     clk <= NOT clk AFTER clk period / 2;
     DUT: ENTITY work.cpu
          PORT MAP(clk, reset, address cpu, Mre cpu, Mwe cpu,
data out mem t, data in mem t);
```

```
PROCESS
           BEGIN
                reset <= '1';
                WAIT FOR clk period * 2;
                reset <= '0';
                WAIT FOR clk period * 110;
           END PROCESS;
     END behav;
  6. datapath.vhd
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
USE IEEE.std_logic_arith.ALL;
ENTITY datapath IS
     GENERIC (
           DATA_WIDTH: INTEGER := 16;
           ADDR_WIDTH: INTEGER:=4
     );
     PORT (
           rst: IN STD LOGIC;
           clk: IN STD LOGIC;
           imm: IN STD LOGIC VECTOR(7 DOWNTO 0);
           data_in_mux2 : IN STD_LOGIC_VECTOR(DATA_WIDTH - 1
DOWNTO 0);
```

```
RFs: IN STD LOGIC VECTOR(1 DOWNTO 0);
          ALUs: IN STD LOGIC VECTOR(1 DOWNTO 0);
          ALUz : OUT STD_LOGIC;
          ALUeq: OUT STD LOGIC;
          ALUgt: OUT STD LOGIC;
          RFwa: IN STD LOGIC VECTOR(3 DOWNTO 0);
          RFwe: IN STD LOGIC;
          OPrla: IN STD LOGIC VECTOR(3 DOWNTO 0);
          OPrle: IN STD LOGIC;
          OPr2a: IN STD LOGIC VECTOR(3 DOWNTO 0);
          OPr2e: IN STD LOGIC;
          add out: OUT STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO
0);
          data out: OUT STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO
0)
     );
END datapath;
ARCHITECTURE struct OF datapath IS
     COMPONENT alu
          PORT (
               OPr1
                       IN
                           STD LOGIC VECTOR(DATA WIDTH -
DOWNTO 0);
               OPr2
                       IN
                           STD LOGIC VECTOR(DATA WIDTH -
DOWNTO 0);
               ALUs: IN STD LOGIC VECTOR(1 DOWNTO 0);
               ALUz: OUT STD LOGIC;
```

```
ALUeq: OUT STD LOGIC;
               ALUgt: OUT STD_LOGIC;
               ALUr: OUT STD LOGIC VECTOR(DATA WIDTH - 1
DOWNTO 0)
          );
     END COMPONENT;
     COMPONENT mux4to1
          GENERIC (DATA_WIDTH : INTEGER := 16);
          PORT (
               data in mux0, data in mux1, data in mux2, data in mux3: IN
STD_LOGIC_VECTOR (DATA_WIDTH - 1 DOWNTO 0);
               SEL: IN STD LOGIC VECTOR (1 DOWNTO 0);
               Z: OUT STD LOGIC VECTOR (DATA WIDTH - 1
DOWNTO 0)
          );
     END COMPONENT;
     COMPONENT register file
          GENERIC (
               DATA WIDTH: INTEGER := 16;
               ADDR WIDTH: INTEGER := 4
          );
          PORT (
               reset: IN STD LOGIC;
               clk: IN STD LOGIC;
               RFin: IN STD LOGIC VECTOR (DATA WIDTH - 1
DOWNTO 0);
               RFwa: IN STD LOGIC VECTOR (ADDR WIDTH - 1
DOWNTO 0);
```

```
RFwe: IN STD LOGIC;
               OPrla: IN STD LOGIC VECTOR (ADDR WIDTH - 1
DOWNTO 0);
               OPrle: IN STD LOGIC;
               OPr2a: IN STD LOGIC VECTOR (ADDR WIDTH - 1
DOWNTO 0);
               OPr2e: IN STD LOGIC;
               OPr1: OUT STD LOGIC VECTOR (DATA WIDTH - 1
DOWNTO 0);
               OPr2: OUT STD LOGIC VECTOR (DATA WIDTH - 1
DOWNTO 0));
     END COMPONENT;
     SIGNAL ALUr: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL RFin: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL data in mux3 : STD LOGIC VECTOR(15 DOWNTO 0) :=
x"0000";
     SIGNAL o1: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL o2: STD LOGIC VECTOR(15 DOWNTO 0);
     SIGNAL data in mux1: STD LOGIC VECTOR(15 DOWNTO 0);
BEGIN
     data in mux1 \le x''00'' & imm;
     mux: mux4to1
     PORT MAP(ALUr, data in mux1, data in mux2, data in mux3, RFs, RFin);
     rf u:register file
     PORT MAP(rst, clk, RFin, RFwa, RFwe, OPr1a, OPr1e, OPr2a, OPr2e, o1, o2);
```

```
PORT MAP(o1, o2, ALUs, ALUz, ALUeq, ALUgt, ALUr);
      add out \leq= o2;
      data out \leq 01;
END struct;
   7. dpmem.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
-- Synchronous Dual Port Memory
entity dpmem is
 generic (
  DATA WIDTH : integer := 16; -- Word Width
  ADDR WIDTH : integer := 16 -- Address width
  );
 port (
  -- Writing
  Clk
             : in std logic; -- clock
                  : in std logic; -- Reset input
              : in std logic vector(ADDR WIDTH -1 downto 0); -- Address
  addr
      -- Writing Port
```

alu u: ALU

```
Wen
                   : in std logic;
                                     -- Write Enable
  Datain
               : in std logic vector(DATA WIDTH -1 downto 0) := (others => '0');
-- Input Data
  -- Reading Port
  Ren
              : in std logic;
                                 -- Read Enable
               : out std logic vector(DATA_WIDTH -1 downto 0) -- Output data
  Dataout
  );
end dpmem;
architecture dpmem arch of dpmem is
 type DATA ARRAY is array (integer range <>) of std logic vector(DATA WIDTH
-1 downto 0); -- Memory Type
                      DATA ARRAY(0 to (2^{**}ADDR WIDTH) -1) := (others =>
        M
 signal
(others => '0')); -- Memory model
-- you can add more code for your application by increase the PM Size
 constant PM Size: Integer := 4; -- Size of program memory: (range 255 downto 0)
  --type P MEM is array (0 to PM Size-1) of std logic vector(DATA WIDTH -1
downto 0); -- Program Memory
 constant PM : DATA ARRAY(0 to (2**PM Size) - 1) := (
-- Machine code for your application is initialized here
  X"3A58", -- mov4 RF(10) = 58(hex)
  X"8A10", -- and RF(10) = RF(10) and RF(1)
  X"3163", -- mov4 RF(1) = 63(hex)
  X"4A10", -- add RF(10) = RF(10) + RF(1)
  X"5A10", -- sub RF(10) = RF(10) - RF(1)
  X"7210", --or RF(2) = RF(2) or RF(1)
```

```
X"2210", -- mov3 \text{ M}(\text{rm}==1)) = (\text{rn}==2) ghi vào memory can 1 dia chi => ghi
gia tri rf2 vao M cua rf1
  X''0264'', -- mov1 rf(2) = M (64(hex)); thanh ghi rf2 duoc gan bang gia tri M cua
tai dia chi 64
  X''1164'', -- mov2 M(64(hex)) = RF(1); ghi gia tri RF1 vao M 64
  X''6302'', --jz RF(3) addr = 2 quay lai lenh 3163
  X"9903", --imp rn = 9 addr = 3
  others => x''0000'');
 -- signal checking proper address
 signal en : std logic:='0';
begin -- dpmem arch
      -- checking address process
 check addr : process(addr)
 begin
         if(conv_integer(addr) >= (2**PM_Size) and conv_integer(addr) <=
(2**ADDR WIDTH) -1) then
   en <= '1':
  else
   en <= '0';
  end if;
 end process;
 -- Read/Write process
 RW Proc: process (clk, Reset)
 begin
  if Reset = '1' then
```

```
Dataout \leq (others \Rightarrow '0');
      M(0 \text{ to } (2^{**}PM \text{ Size})-1) \le PM; -- initialize program memory
  elsif (clk'event and clk = '1') then -- rising clock edge
    if Wen = '1' and en = '1' then
                       M(conv integer(addr)) <= Datain; -- ensure that data cant
overwrite on program
    else
                      if Ren = '1' then
                             Dataout <= M(conv_integer(addr));
                      else
                           Dataout \leq (others \Rightarrow 'Z');
                    end if;
             end if;
   end if;
 end process RW Proc;
end dpmem arch;
   8. instrction register.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric std.ALL;
ENTITY instruction register IS
      GENERIC (DATA WIDTH: INTEGER := 16);
      PORT (
             clk: IN STD LOGIC;
             IRId: IN STD LOGIC;
             IRin: IN STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
```

```
IRout: OUT STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0)
     );
END instruction register;
ARCHITECTURE behav OF instruction register IS
     SIGNAL data: STD LOGIC VECTOR(DATA WIDTH - 1 DOWNTO 0);
BEGIN
     PROCESS (clk)
     BEGIN
           IF (clk = '1' AND clk'event) THEN
                 IF (IRld = '1') THEN
                      data <= IRin;
                 END IF;
           END IF;
     END PROCESS;
     IRout <= data;
END behav;
  9. MUX4to1.vhd
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE ieee.numeric std.ALL;
USE IEEE.std logic unsigned.ALL;
ENTITY mux4to1 IS
     GENERIC (DATA WIDTH: INTEGER:=16);
     PORT (
```

```
data in mux0, data in mux1, data in mux2, data in mux3 : IN
STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO 0);
           SEL: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
           Z: OUT STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO 0)
     );
END mux4to1;
ARCHITECTURE bev OF mux4to1 IS
BEGIN
     WITH sel SELECT
           z <= data in mux0 WHEN "00",
           data in mux1 WHEN "01",
           data in mux2 WHEN "10",
           data in mux3 WHEN OTHERS;
END bev;
   10. program counter.vhd
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
USE ieee.std logic unsigned.ALL;
ENTITY program counter IS
     PORT (
           clk: IN STD LOGIC;
           PCclr: IN STD LOGIC;
           PCinc: IN STD LOGIC;
           PCld: IN STD LOGIC;
           PCd in: IN STD LOGIC VECTOR(7 DOWNTO 0);
```

```
PCd out: OUT STD LOGIC VECTOR(15 DOWNTO 0)
     );
END program counter;
ARCHITECTURE behav OF program counter IS
     SIGNAL data: STD LOGIC VECTOR(15 DOWNTO 0);
BEGIN
     PROCESS (clk, PCclr)
     BEGIN
           IF (PCclr = '1') THEN
                 data \le X"0000";
           ELSIF (clk = '1'AND clk'event) THEN
                 IF (PCld = '1') THEN
                       data <= X"00" & PCd_in;
                 END IF;
                 IF (PCinc = '1') THEN
                       data <= data + "1";
                 END IF;
           END IF;
     END PROCESS;
     PCd out <= data;
END behav;
   11. register file.vhd
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC UNSIGNED.ALL;
```

```
ENTITY register file IS
     GENERIC (
          DATA WIDTH: INTEGER := 16;
          ADDR WIDTH: INTEGER:=4
     );
     PORT (
          reset: IN STD LOGIC;
          clk: IN STD LOGIC;
          RFin: IN STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO 0);
          RFwa: IN STD LOGIC VECTOR (ADDR WIDTH - 1 DOWNTO 0);
          RFwe: IN STD LOGIC;
          OPr1a: IN STD LOGIC VECTOR (ADDR WIDTH - 1 DOWNTO 0);
          OPrle: IN STD LOGIC;
          OPr2a: IN STD LOGIC VECTOR (ADDR WIDTH - 1 DOWNTO 0);
          OPr2e: IN STD LOGIC;
          OPr1: OUT STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO
0);
          OPr2: OUT STD LOGIC VECTOR (DATA WIDTH - 1 DOWNTO 0)
     );
END register file;
ARCHITECTURE register file OF register file IS
            DATA ARRAY
                           IS
                              ARRAY
                                        (INTEGER
                                                   RANGE
     TYPE
                                                            \langle \rangle)
                                                                 OF
STD LOGIC VECTOR(16 - 1 DOWNTO 0);
     SIGNAL RF: DATA ARRAY(0 TO 15) := (OTHERS => (OTHERS => '0'));
BEGIN
     PROCESS (clk, reset)
     BEGIN
          IF reset = '1' THEN
```

```
OPr1 \le (OTHERS \Rightarrow '0');
                  OPr2 <= (OTHERS => '0');
                  RF <= (OTHERS => (OTHERS => '0'));
                  ELSIF clk'event AND clk = '1' THEN
                  IF RFwe = '1' THEN
                         RF(conv integer(RFwa)) <= RFin;
                  END IF;
                  IF OPr1e = '1' THEN
                         OPr1 <= RF(conv_integer(OPr1a));
                  END IF;
                  IF OPr2e = '1' THEN
                         OPr2 <= RF(conv_integer(OPr2a));
                  END IF;
            END IF;
      END PROCESS;
END register_file;
```