

# VERIFICATION TEST PLAN

ECE-593: Fundamentals of Pre-Silicon Validation  
Maseeh College of Engineering and Computer Science  
Winter, 2025



**Project Name:** Asynchronous FIFO Design and  
Verification using UVM

**Members:** Uma Mahesh Bestha, Thanmai  
Neelampalli, Sathwik Bandi, Bhanu Sai Sidhardha  
Tummala

**Date:** 01/25/2025

# 1 Table of Contents


<b>2</b>	<b>Introduction:</b>	<b>3</b>
2.1	Objective of the verification plan	3
2.2	Top Level block diagram	3
<b>3</b>	<b>Verification Requirements</b>	<b>4</b>
3.1	Verification Levels	4
<b>4</b>	<b>Required Tools</b>	<b>5</b>
4.1	Required Tools and Software	5
4.2	Directory structure and Computer resources	5
<b>5</b>	<b>Risks and Dependencies</b>	<b>6</b>
5.1	Critical threats	6
5.2	Contingency and Mitigation plans.	6
<b>6</b>	<b>Functions to be Verified</b>	<b>7</b>
6.1	Functions from specification and implementation	7
<b>7</b>	<b>Tests and Methods</b>	<b>8</b>
7.1.1	Testing methods to be used: Black/White/Gray Box.	8
7.1.2	State the PROs and CONs for each and why you selected the method for this DUV.	9
7.1.3	Testbench Architecture; Component used (list and describe Drivers, Monitors, scoreboards, checkers etc.)	10
7.1.4	Verification Strategy: (Dynamic Simulation, Formal Simulation, Emulation etc.) Describe why you chose the strategy.	11
7.1.5	What is your driving methodology?	Error! Bookmark not defined.
7.1.6	What will be your checking methodology?	Error! Bookmark not defined.
7.1.7	Testcase Scenarios (Matrix)	16
<b>8</b>	<b>Coverage Requirements</b>	<b>18</b>
8.1.2	Assertions	18
<b>9</b>	<b>Division of tasks among team members and Schedule</b>	<b>19</b>
<b>10</b>	<b>References Uses / Citations/Acknowledgement</b>	<b>21</b>
<b>11</b>	<b>Git Hub Link:</b>	<b>21</b>

## 2 Introduction:

### 2.1 Objective of the verification plan

The objective of the verification plan for the Asynchronous FIFO design is to ensure that the implemented system meets its specified functional and performance requirements. This involves a comprehensive testing strategy that includes functional, performance, corner case, and stress testing to validate the design under various conditions. The plan aims to identify and rectify any discrepancies or issues in the design before deployment, thereby enhancing the reliability and integrity of data transfer across different clock domains. Ultimately, the verification process is critical for confirming that the asynchronous FIFO operates correctly and efficiently within the larger system architecture, as outlined in the document.

### 2.2 Top Level block diagram



Level Block Diagram of the Design System

## 3 Verification Requirements

### 3.1 Verification Levels

#### **Designer-Level Verification:**

This involves verifying the functionality of individual modules or components designed by the engineers. It includes unit testing, where each module is tested in isolation using specific test cases to ensure compliance with design specifications. The focus is on functionalities, interfaces, and boundary conditions, typically using simulation tools and sometimes formal verification methods.

#### **Unit-Level Verification:**

This level tests the integration of multiple modules within a subsystem or block. It verifies the interactions between modules to ensure they work together as intended, focusing on communication protocols, data flow, and signal integrity.

#### **Sub-Functional Block Verification:**

This verification focuses on larger blocks or subsystems composed of multiple units or modules. It ensures that these blocks perform their intended functions and interact correctly with other blocks in the system, identifying integration issues.

#### **System-Level Verification:**

This involves testing the entire system or System-on-Chip (SoC) to ensure it meets overall design requirements. It verifies system-level functionalities such as performance, power consumption, and reliability, simulating real-world scenarios and interactions with external components.

#### **Integration and Regression Testing:**

Integration testing verifies the seamless operation of various system components, while regression testing involves retesting the system after changes to ensure existing functionalities remain unaffected. These tests help catch integration issues and regressions during the design evolution process.

## 4 Required Tools

### 4.1 Required Tools and Software

- Questa Sim: This is the primary simulation tool utilized for the verification process.
- High-Level Language Libraries: System Verilog is mentioned as the language used for the development and verification tasks.

### 4.2 Directory structure and Computer resources

The directory structure is implemented as follows

Team\_11\_Async\_FIFO

Team\_11\_Async\_FIFO/M1

Team\_11\_Async\_FIFO/M1/CLASS

Team\_11\_Async\_FIFO/M1/UVM

Team\_11\_Async\_FIFO/M1/docs

Team\_11\_Async\_FIFO/M2

Team\_11\_Async\_FIFO/M2/CLASS

Team\_11\_Async\_FIFO/M2/UVM

Team\_11\_Async\_FIFO/M2/docs

Team\_11\_Async\_FIFO/M3

Team\_11\_Async\_FIFO/M3/CLASS

Team\_11\_Async\_FIFO/M3/UVM

Team\_11\_Async\_FIFO/M3/docs

Team\_11\_Async\_FIFO/M4

Team\_11\_Async\_FIFO/M4/CLASS

Team\_11\_Async\_FIFO/M4/UVM

Team\_11\_Async\_FIFO/M4/docs

Team\_11\_Async\_FIFO/M5

Team\_11\_Async\_FIFO/M5/CLASS

Team\_11\_Async\_FIFO/M5/UVM

Team\_11\_Async\_FIFO/M5/docs

## 5 Risks and Dependencies

### 5.1 Critical threats

**Potential mismatches between sender and receiver specifications:** This risk pertains to discrepancies in the expected data formats or protocols between the components communicating through the FIFO.

**Clock domain crossing issues:** This involves challenges related to data transfer between different clock domains, which can lead to timing issues and data corruption.

**Data integrity concerns:** Risks associated with ensuring that the data remains accurate and uncorrupted during transfer and processing.

### 5.2 Contingency and Mitigation plans.

**Rigorous testing:** Implementing comprehensive testing strategies to identify and rectify issues early in the design process.

**Thorough clock domain crossing analysis:** Conducting detailed analyses to understand and mitigate the effects of clock domain crossings on data integrity.

**Functional verification:** Ensuring that all functionalities are verified to meet the design specifications, thereby reducing the likelihood of errors in operation.

## 6 Functions to be Verified.

### 6.1 Functions from specification and implementation

The document describes several key functions of the asynchronous FIFO, including:

- **Transferring Data Between Clock Domains:** Ensuring safe data transfer across different clock domains.
- **Handling Full and Empty States:** Logic to manage FIFO states to prevent data loss.
- **Implementation of Gray Code Counters:** Using Gray code for reliable pointer management.
- **Safe Data Synchronization:** Maintaining data integrity during transfers.
- **Scalability and Flexibility:** Ensuring the FIFO can adapt to various configurations.

#### Functions Not to be Verified:

The rationale for not verifying specific functions typically includes:

- Limited resources or time constraints.
- Functions deemed non-essential for the core operation of the FIFO.

#### Critical Functions and Non-Critical Functions for Tapeout:

The following functions are critical:

- **Data Transfer Integrity:** Essential for the FIFO's primary purpose.
- **Full and Empty State Management:** Critical to prevent data corruption.
- Non-critical functions may include additional features that enhance performance but are not essential for the FIFO's basic operation.

## 7 Tests and Methods

### 7.1.1 Testing methods to be used: Black/White/Gray Box.

For verifying the Asynchronous FIFO, the following testing methodologies are considered:

#### 1.Black Box Testing

Definition: Treats the FIFO as a closed system where only inputs and outputs are considered. Internal logic is not examined.

Application for FIFO Verification:

- Functional verification: Checking if FIFO behaves as per specifications (e.g., read/write operations, full/empty conditions).
- Boundary Conditions: Checking FIFO operation near empty/full states.
- Stress Testing: Applying extreme conditions to observe system response.

#### 2.White Box Testing

Definition: Examines the internal structure of the FIFO design, including RTL (Register Transfer Level) implementation.

Application for FIFO Verification:

- Verifies Gray Code Counters for pointer updates.
- Verifying FIFO control logic and state transitions.
- Checking metastability mitigation in synchronizers.

#### 3.Gray Box Testing

Definition: A mix of Black Box and White Box testing, where the test environment has partial knowledge of internal design.

Application for FIFO Verification:

- Checking clock domain crossing (CDC) issues by monitoring synchronization stages.
- Ensures FIFO pointers are synchronized correctly between read and write clocks.
- Debugging unexpected behaviors in simulation while using partial design knowledge.



### 7.1.2 PROs and CONs of testing methods for DUV.

Method	Pros	Cons	Chosen for FIFO Verification?
Black Box	<ul style="list-style-type: none"><li>- Tests functional correctness</li><li>- Simple to implement</li><li>- Focuses on I/O behavior</li></ul>	<ul style="list-style-type: none"><li>- Cannot detect internal design flaws</li><li>- Debugging failures is difficult</li></ul>	Yes, for functional validation
White Box	<ul style="list-style-type: none"><li>- Allows detection of design flaws in RTL</li><li>- Verifies all internal states</li><li>- Debugging is easier</li></ul>	<ul style="list-style-type: none"><li>- Time-consuming</li><li>- Requires deep design knowledge</li></ul>	Yes, for control logic, synchronizers, and gray code verification
Gray Box	<ul style="list-style-type: none"><li>- Balances functional and structural testing</li><li>- Detects hidden bugs related to CDC and pointer updates</li></ul>	<ul style="list-style-type: none"><li>- Requires a mix of testbench and RTL analysis</li></ul>	Yes, to verify CDC, pointer transitions, and deep debugging

### 7.1.3 Testbench Architecture and its Components

#### **Testbench Components:**

##### **1.Driver:**

- Generates random and directed transactions (write/read operations).
- Mimics actual FIFO usage scenarios

##### **2.Monitor:**

- Observes transactions on both input and output interfaces.
- Captures write/read operations and compares against expected behavior.

##### **3.Scoreboard:**

- Maintains expected FIFO state for comparison.
- Flags mismatches in expected vs. actual output data.

##### **4.Checker:**

- Implements assertions to verify FIFO properties (e.g., FIFO follows First-In-First-Out behavior).
- Ensures compliance with full and empty conditions.


##### **5.Sequence & Sequencer:**

- Generates various test cases, including random and directed tests.
- Handles corner case testing (e.g., simultaneous read/write, overflow, underflow).

##### **6.Environment (env):**

- Integrates all UVM components into a structured verification setup.
- Manage multiple test scenarios and test case execution.

## Testbench Architecture



### 7.1.4 Verification Strategy

For the Asynchronous FIFO Verification, the chosen verification strategy is Dynamic Simulation using SystemVerilog UVM. This approach ensures that the design functions correctly across various conditions, particularly handling Clock Domain Crossing (CDC), read/write synchronization, and metastability issues.

Selected Verification Strategy: Dynamic Simulation

#### Definition:

Dynamic simulation involves applying real-time stimuli to the Design Under Test (DUT) and observing its behavior over time using SystemVerilog and UVM.

#### Why Dynamic Simulation for FIFO?

- Ensures Functional Correctness
- Verifies FIFO read/write operations, full/empty conditions, and pointer synchronization.
- Detects Timing and Synchronization Issues
- Identifies issues caused by clock domain crossings (CDC).

- Tests Stress and Corner Cases
- Simulates extreme FIFO conditions like continuous write without read, simultaneous read/write operations, and underflow/overflow scenarios.
- Supports Random and Directed Testing
- Uses random stimulus generation to cover unexpected scenarios while allowing specific directed tests for critical cases.
- Debugging with Waveforms and Logs
- Allows visual debugging using waveform analysis (VCD, FSDB) and transaction logs

### **Key Testing Approaches Under Dynamic Simulation**

#### **1. Transaction-Level Modeling (TLM) in UVM**

Abstracts away low-level details, making verification efficient.

#### **2. Clock Domain Crossing (CDC) Verification**

Ensures that FIFO pointers are synchronized correctly between write clock and read clock domains.

#### **3. Coverage-Driven Verification (CDV)**

Uses functional and code coverage to measure verification completeness.

#### **4. Assertion-Based Verification (ABV)**

Uses SystemVerilog Assertions (SVA) to check FIFO properties (e.g., FIFO is never read when empty).

## 7.1.5 Driving Methodology for FIFO Verification

### **Constrained Random Stimulus Generation**

Using constrained random stimulus to generate write/read operations, data sequences, and clock variations dynamically. This helps in covering a wide range of FIFO conditions without manually specifying each scenario.

### **Directed Test Cases**

To ensure coverage of all critical scenarios, the directed test cases are:

- FIFO Full and Empty conditions
- Simultaneous Read and Write operations
- Boundary conditions like FIFO overflow/underflow
- Clock domain crossing synchronization

### **UVM Sequences & Sequencer-Based Driving**

Implementing UVM sequences that interact with the UVM driver to generate different test scenarios efficiently. The UVM sequencer controls transaction flow, ensuring dynamic verification.

### **Transaction-Level Modeling (TLM)**

Using TLM for efficient data handling, reducing low-level signal manipulation, and improving simulation performance. This ensures modular and scalable verification.

#### 7.1.5.1 Test Generation Methods Used

##### **Directed Testing**

Creating specific test cases to validate key FIFO functionalities and corner cases, including:

- Basic Read/Write operations – Ensuring data integrity.
- Full & Empty Conditions – Checking proper handling of FIFO full and empty scenarios.
- Boundary Conditions – Testing FIFO behavior when it is almost full or almost empty.
- Clock Domain Crossing (CDC) Scenarios – Ensuring correct synchronization between write and read domains.

##### **Constrained Random Testing**

Generating randomized stimuli for:

- Write/Read sequences with varying data lengths and patterns.

- Clock frequency variations between write and read domains.
- Random bursts of reads and writes to simulate unpredictable traffic.

### **Regression Testing**

- Ensuring that all test cases pass consistently after any design changes.
- Running multiple tests with different seeds to improve coverage.

## **7.1.6 Checking Methodology for FIFO Verification**

### **Scoreboard-Based Checking**

- By using a UVM scoreboard to compare expected vs. actual FIFO output.
- The scoreboard tracks all transactions and flags mismatches when data integrity is violated.
- It helps ensure FIFO follows the First-In-First-Out principle.

### **Assertions-Based Verification (ABV)**

- Implementing SystemVerilog Assertions (SVA) to verify:
- FIFO does not read when empty.
- FIFO does not write when full.
- Correct pointer increments and wraparounds.
- Clock Domain Crossing (CDC) synchronization correctness.

### **Reference Model Comparison**

- Using a golden reference model to validate FIFO behavior against a known correct model.
- The testbench fetches outputs from both the FIFO DUT and the reference model, comparing results to detect functional mismatches.

### **Functional Coverage Analysis**

- Tracking functional coverage metrics to ensure that:
- All FIFO states (full, empty, normal, almost full, almost empty) are tested.
- All read/write sequences and burst operations are exercised.

## **7.1.6.1 Sources for My Checking Methodology**

### **From Specification**

- Validating FIFO behavior against the design specification document to ensure:
- FIFO adheres to First-In-First-Out principles.
- Proper handling of full and empty conditions.
- Correct implementation of synchronization across clock domains.

- Proper reset behavior ensuring FIFO starts in a known state.

#### **From Implementation (RTL Design)**

- Checking FIFO behavior using the RTL (Register Transfer Level) implementation to confirm that:
- FIFO control signals behave as expected.
- Read/write operations correctly modify internal registers and pointers.
- Gray code pointer synchronization functions correctly to prevent metastability.

#### **From Architecture Context**

- Ensuring that the FIFO design integrates correctly within a larger system-on-chip (SoC) environment, checking:
- Compatibility with producer and consumer modules.
- Data integrity when transferring between different clock domains.
- Timing constraints and interaction with external memory subsystems.

#### **From Verification Environment (Testbench & UVM Components)**

- Using the UVM scoreboard, reference model, and functional coverage metrics, I am verifying:
- Data integrity across FIFO transactions.
- Detection of incorrect behaviors using assertions (SystemVerilog SVA).
- Coverage-driven validation ensures all functional scenarios are exercised.

## 7.1.7 Testcase Scenarios (Matrix)

### 7.1.7.1 Basic Tests

Test Name / Number	Test Description/ Features
1.1.1 Basic Write Operation	Writes a set of data into FIFO and checks if it is correctly stored.
1.1.2 Basic Read Operation	Reads data from FIFO and verifies correctness.
1.1.3 Write & Read Sequentially	Performs write followed by read and checks data integrity.
1.1.4 Reset Functionality	Checks if FIFO clears all data and resets pointers properly.

### 7.1.7.2 Complex Tests

Test Name / Number	Test Description/ Features
1.2.1 Concurrent Read & Write	Performs simultaneous read and write operations to check synchronization.
1.2.2 FIFO Full Condition Handling	Writes continuously until FIFO reaches full state and verifies correct full flag behavior.
1.2.3 FIFO Empty Condition Handling	Reads continuously until FIFO is empty and ensures correct empty flag behavior.
1.2.4 Clock Domain Crossing	Tests FIFO behavior across different read and write clock frequencies.

### 7.1.7.3 Regression Tests (Must pass every time)

Test Name / Number	Test Description/Features
1.3.1 Basic Regression Test	Runs a combination of read/write operations and checks for any failures.
1.3.2 Randomized Read/Write Sequences	Uses constrained random stimulus to generate various FIFO usage scenarios.
1.3.3 Back-to-Back Read/Write Operations	Continuously writes and reads without pause, ensuring no glitches.

### 7.1.7.4 Any special or corner cases testcases

Test Name / Number	Test Description
1.4.1 Almost Full & Almost Empty Handling	Ensures FIFO correctly handles near-full and near-empty conditions.



1.4.2 Simultaneous Reset & Operation	Checks if a reset during a read/write operation properly resets FIFO without data corruption.
1.4.3 Bug Injection Test	Intentionally introduces errors (e.g., incorrect pointer updates) to verify error detection mechanisms.
1.4.4 Metastability Condition Testing	Tests FIFO operation under small clock phase differences to evaluate CDC robustness.

## 8 Coverage Requirements

### 8.1.1.1 Code and Functional Coverage goals for the DUV

In a verification plan, code coverage aims to ensure that all lines of code in the Design Under Verification (DUV) are executed during testing. Functional coverage, on the other hand, focuses on verifying that all specified functionalities of the DUV are tested. Goals may include achieving a certain percentage of code coverage (e.g., 100%-line coverage) and ensuring that all functional scenarios, including corner cases, are validated.

### 8.1.1.2 Conditions to achieve goals

To achieve these coverage goals, the following conditions can be formulated:

**Covergroups and Coverpoints:** Covergroups are used to define specific conditions or scenarios that need to be monitored during simulation. Coverpoints within covergroups specify the variables or expressions to be tracked. The selection of bins within coverpoints allows for categorizing the outcomes of these variables, enabling detailed analysis of coverage.

**Selection of Bins:** Bins can be selected based on critical operational states of the FIFO, such as full, empty, and various data lengths. This ensures that all relevant scenarios are tested and accounted for in the coverage metrics.

### 8.1.2 Assertions

Assertions are statements that check whether certain conditions hold true during simulation. They can be used to validate assumptions about the design and ensure that it behaves as expected. In the context of the Async-FIFO design, assertions may include:

**Data Integrity Assertions:** To ensure that data written to FIFO is correctly read back without loss or corruption.

**State Assertions:** To verify that the FIFO correctly transitions between full, empty, and operational states.

**Timing Assertions:** To check that data is read and written within the expected timing constraints, especially across different clock domains.

Using assertions can significantly improve overall coverage and functional aspects of the design by providing immediate feedback on design behavior, helping to identify issues early in the verification process. This proactive approach enhances the reliability and robustness of the Async-FIFO design.

## 9 Division of tasks among team members and Schedule

This division of tasks between team members is tentative only. Everyone gets involved in the project in some way or the other. The responsibilities are likely to change as the project progresses and tasks are given.

### **Milestone-1:**

1a. Uma Mahesh Bestha: Complete design specifications document with calculations for DUT.

1b. Thanmai Neelampalli: Verification Plan document in place with initial information. Task division and schedule included.

1c. Sathwik Bandi: Implementation of design and successful compilation.

1d. Bhanu Sai Sidhardha Tummala: Develop a simple conventional testbench to check basic functionality.

### **Milestone-2:**

2a. Sathwik Bandi: Develop Class-Based testbench. All interfaces completed and tested.

2b. Bhanu Sai Sidhardha Tummala: Complete transactions, Generator, Drivers, and other components.

2c. Thanmai Neelampalli: Verify at least 20-50 randomized bursts of data.

2d. Uma Mahesh Bestha: Update Verification Plan with more detailed updates.

### **Milestone-3:**

3a. Uma Mahesh Bestha: Finalize any changes in RTL for any updates needed.

3b. Sathwik Bandi and Uma Mahesh: Complete the class-based verification. All components must be defined and working (Transaction, Generator, Driver, Monitors, Scoreboard, and Coverage).

3c. Thanmai Neelampalli: Include both code-coverage and functional coverage reports.

3d. Bhanu Sai Sidhardha Tummala: Update Verification Plan with more detailed test cases if any more are added.

**Milestone-4:**

4a. Uma Mahesh Bestha: Develop UVM testbench, starting with UVM TB architecture.

4b. Sathwik Bandi: Add a section for UVM verification Plan and add details on UVM architecture, UVM hierarchy, UVM components (sequence, sequencer, driver, monitor, scoreboard, interfaces with DUT, number of agents planned, etc.).

4c. Bhanu Sai Sidhardha Tummala and Thanmai Neelampalli: Utilize UVM\_MESSAGING, UVM\_LOGGING mechanisms to create and log the reports and data.

**Milestone-5 (Final Deliverables + Presentations):**

5a. Sathwik Bandi: Complete the UVM architecture, UVM environment, and UVM testbench.

5b. Bhanu Sai Sidhardha Tummala: Complete all test cases and reflect them in the coverage reports.

5c. Thanmai Neelampalli: Create scenarios of bug injection and verify.

Show your work.

5d. Uma Mahesh Bestha: Finalize the documents, paper, and presentations. Update Design Specification document, Verification Plan documents with all the updated and the latest data.

## 10 References Uses / Citations/Acknowledgement

- Prof. Venkatesh Patil lecture slides of ECE 571: Introduction to SystemVerilog
- Prof. Venkatesh Patil lecture slides of ECE-593: Fundamentals of Pre-Silicon Validation
- <https://vlsiverify.com/verilog/verilog-codes/asynchronous-fifo/>
- XILINX Asynchronous FIFO V3.0 Design specification document

## 11 Git Hub Link:

[https://github.com/Thanmai-02/Pre\\_Silicon\\_AsynchronousFIFO\\_Verification](https://github.com/Thanmai-02/Pre_Silicon_AsynchronousFIFO_Verification)