

ANALYSIS OF TRAP CHARGES FOR TFET DEVICE

U.SAI KIRAN REDDY, PAMANJI THANOOJ, C.TRIVIKRAM REDDY

PROF: DR. PRASHANTH KUMAR

ECE, VELLORE INSTITUTE OF TECHNOLOGY ,CHENNAI-632014

Abstract: *An overview of the many sources of trap charges in TFETs, such as interface states, oxide defects, and bulk traps, is given in the study's opening section. This study suggests a novel analytical approach to calculate the trap charge density in TFETs. The paper also covers methods to lessen the effect of trap charges on TFET reliability and performance. This research study concludes with a full examination of trap charges in TFET devices, covering their causes, consequences, techniques of characterization, and mitigation tactics. The results of this study help to clarify trap-related problems in TFETs and offer helpful recommendations for designing and enhancing TFET devices for improved performance and dependability in low-power electronic applications*

Index Terms—Work-function engineering, tunnel field effect transistor, interface trap charges, gate-oxide stack

I. INTRODUCTION

Metal-oxide semiconductor field-effect transistors (MOSFETs) have been viewed as a promising technology in the era of microelectronic

the fundamental components of VLSI circuitry. The MOSFET technology can be scaled down with a number of benefits, including lower costs, better high-frequency performance, and higher packing densities. Despite these benefits, ongoing MOSFET reduction has a number of fundamental problems, including subthreshold swing (SS) limitations of 60 mV/decade, increased leakage current, and short-channel effects [1].

These limitations of MOSFETs may be solved by tunnel field effect transistors (TFETs) [2] through [7].

Due to its capabilities, TFET is a good choice for a number of applications, including low-power and analog/RF ones [8] through [10]. However, ambipolar conduction, a reduced ON-state current, and subpar performance at higher frequencies are issues that TFETs must deal with. Numerous architectures, including as strained-Si, electrically doped, hetero-gate dielectric, and pocket doping, have been considered to address these problems [11]–[19].

These structural alterations have been found to be more effective at suppressing ambipolar conduction, but they also have significant costs and lattice mismatch. Additionally, the use of work function engineering in TFETs lowers ambipolarity but also impairs their performance in the analogue and RF spectrum [20]. A new dual-material gate-oxide-stack double-gate TFET (DMGOSDG-TFET) has been researched in [21] for the improvement of the ON-state current and superior performance in terms of linearity parameters.

The DMGOSDG-TFET uses high-k dielectric (HfO₂) to improve the electric field between the gate and its sil icon. The ambipolarity current is suppressed when a dual work function is used at the gate [20]. However, there is also a significant issue with device dependability brought on by interface trap charges (ITCs).

When a device is being manufactured or exposed to radiation, which causes damage or stress to the device, these ITCs begin to form at the semiconductor-oxide interface [22]–[23]. The electric field at the tunnelling junction is impacted by the presence of these trap charges at the interface. The electric field determines the TFET's tunnelling probability, and it is extremely sensitive to changes in the electric field.


The electric field at the junction is, however, diminished by the addition of the interface trap charges to the channel. ITCs lower device reliability and performance as a result. Positive (donor) and negative (acceptor) ITCs are two categories that can be used to separate the trap charges. Positive ITCs are found above the valance band while negative ITCs are found below the conduction band, according to the energy band diagram [24].

Numerous researchers have looked into how ITCs affect different types of structures, yet the analog/RF and linearity performances show significant diversity among ITCs. Additionally, although to a limited extent, the issue of ambipolarity has been addressed in hetero TFET [25]. Furthermore, hetero TFETs have been discovered to be less dependable in the presence of various ITCs due to reduced electrostatic coupling [26].


Therefore, the impact of various ITCs on the dual-material gate-oxide stack double-gate TFET has been published for the first time and contrasted with the traditional dual

III. DEVICE STRUCTURE OF PROPOSED AND CONVENTIONAL TFET

a) Proposed TFET Device Structure



b) Conventional TFET Device Structure



The structure of the research paper consists of specific materials and dimensions. The source region with SiGe, measuring 10nm, drain region with GaN measuring 10nm and serve as the electrodes for injecting and collecting charge carriers. The channel region, with an 50nm length, and second channel with 10nm and third with 18nm is composed of silicon (Si) and acts as the semiconductor material responsible for the flow of charge carriers between the source and drain regions.

For control and modulation of the charge carrier flow, the TFET includes two gates. The first gate, called "Gate 1," is made of HfO₂ Hafnium oxide and has a width of 18nm. It acts as one of the control electrodes. The second gate, known as "Gate 2," is made of HfO₂ and also has a width of 50nm. It works in conjunction with gate 1 to further manipulate the flow of charge carriers in the channel region.

To ensure insulation and optimize the gate-channel interface, an oxide layer of hafnium dioxide (HfO₂) with a thickness of 1nm is present and other oxide layer is 6nm. This oxide layer serves as a dielectric material, reducing leakage currents and enhancing the control of charge carrier flow.

The source was doped with p-type at a concentration of $6 \times 10^{22} \text{ cm}^{-3}$, while the drain was doped with n-type at a concentration of $5 \times 10^{18} \text{ cm}^{-3}$.

Table 1 represents the device parameters used for the simulation.

advanced device modeling capabilities, enabling researchers to accurately represent the intricate structure and physical behavior of TFETs [12].

It allows for the creation of detailed device models incorporating specific material properties, dimensions, and doping

Design parameters	Value
Gate1 length (L_{G1}) nm	18
Gate2 length (L_{G1}) nm	50
Drain length (L_D) nm	10
Source length (L_S) nm	10
Thickness of the oxide, (T_{ox}) nm	6
Drain doping, N-Type, cm^{-3}	5×10^{18}
Source doping, P-type, cm^{-3}	6×10^{22}

This paper is organised in three sections.

Section III describes the device structure and simulation parameters.

In Section IV, simulation results are investigated in three parts.

First part part deals with the linearity figures


second part involves includes DC analysis, and log/RF performance

Section IV, concludes this paper


SECTION-IV: simulation results are investigated in three parts.
First part part deals with the linearity figures:

PROPOSED TFET DEVICE:


a)Conduction Band Energy



b)Electric Field




c)Valence Band Energy




CONVENTIONAL TFET DEVICE:


d)Conduction Band Energy



e)Electric Field



f)Valence Band Energy




because use of the high-k dielectric (HfO₂), which provides better capacitive coupling at source-channel interface [8]. This figure also demonstrates the smaller variation in ID–V_{gs} characteristics in case of Proposed -TFET as compared to the conventional-TFET for different ITCs. The decrease (increase) in ON-state current (I_{ON}) is found with negative ITCs (positive ITCs) for both the devices.

A comparative analysis of DC parameters for the conventional-TFET and proposed-TFET is shown in above figures, it has also been noticed that the leakage current in the case of negative ITCs is higher as compared to positive ITCs for both the devices. Furthermore, Fig. (a) and (d) presents the variations of conduction band energy for both proposed-TFET and conventional-TFET. From this figure it can be stated that, conventional-TFET presents the larger variations in the threshold voltage for different interface trap charge densities as compared to proposed-TFET. Fig. (b) and (e) shows the variation of electric field. From this figure it can be observed that proposed-TFET is less affected by positive and negative interface trap charges as compared to the conventional-TFET. Fig. (c) and (f) shows the variation of valence band. From this figure it can be observed that proposed-TFET is less affected by positive and negative interface trap charges as compared to the conventional-TFET. From all aforementioned analysis, it can be stated that proposed-TFET is less susceptible to positive and negative interface trap charges as compared to the conventional-TFET.

Second part:

DC analysis performance

a) Variation of ID versus V_{gs} characteristics for conventional-TFET and proposed-TFET in the presence of different trap charges



The variation of ID (drain current) versus V_{gs} (gate-to-source voltage) characteristics is an important aspect to consider when studying the performance of Tunnel Field-Effect Transistors (TFETs). In the presence of different trap charges, the behavior of TFETs can differ significantly.

Comparing the conventional-TFET and proposed-TFET, it has been observed that the proposed-TFET exhibits less variation in its ID versus V_{gs} characteristics when subjected to different trap charges. On the other hand, the conventional-TFET shows a greater degree of variation, particularly when subjected to positive trap charges compared to negative trap charges.

This difference in behavior can be attributed to the design and structure of the proposed-TFET. It is likely that the proposed-TFET incorporates features or modifications that help mitigate the impact of trap charges, resulting in more consistent performance across different gate-to-source voltage levels.

Understanding the impact of trap charges on TFET performance is crucial for optimizing device design and enhancing device reliability. By studying the variation in ID versus V_{gs} characteristics, researchers and engineers can gain insights into the behavior of TFETs under different operating conditions, leading to improvements in their performance and overall functionality.

V.CONCLUSION

The research paper titled "Analysis of Trap Charges for TFET Device" focuses on investigating the impact of trap charges on Tunnel Field-Effect Transistor (TFET) devices. After analyzing and studying the behavior of TFETs in the presence of trap charges, the following conclusions can be drawn:

Trap Charges Influence TFET Performance: The presence of trap charges significantly affects the performance of TFET devices. Trap charges can introduce additional states within the device, altering its electrical characteristics and behavior.

Positive Trap Charges vs. Negative Trap Charges: The analysis reveals that TFET devices are more sensitive to positive trap charges compared to negative trap charges. Positive trap charges lead to greater variation in the device's ID versus V_{gs} characteristics, potentially affecting its overall performance.

Proposed-TFET Shows Improved Stability: A comparison between conventional-TFET and proposed-TFET indicates that the proposed-TFET design exhibits improved stability in the presence of trap charges. The proposed design minimizes the variation in ID versus V_{gs} characteristics, suggesting better reliability and consistent performance across different gate-to-source voltage levels.

Device Optimization Strategies: The research highlights the importance of understanding trap charges and their impact on TFET performance. It suggests that device optimization strategies should be implemented to mitigate the effects of trap charges and enhance overall device reliability.

In conclusion, this research paper provides valuable insights into the analysis of trap charges for TFET devices. The findings emphasize the need for further exploration and optimization of TFET designs to reduce the influence of trap charges, ultimately leading to improved device performance and reliability.

REFERENCE

- [1] R.-H. Yan, O. Abbas, and K. F. Lee, "Scaling the Si MOSFET: From bulk to SOI to bulk," *IEEE Trans. Electron Devices*, vol. 39, no. 7, pp. 1704–1710, Jul. 1992.
- [2] U. E. Avci, D. H. Morris, and I. A. Young, "Tunnel field-effect transistors: Prospects and challenges," *IEEE J. Electron Devices Soc.*, vol. 3, no. 3, pp. 88–95, May 2015.
- [3] S. Anand and R. K. Sarin, "Performance investigation of InAs based dual electrode tunnel FET on the analog/RF platform," *Superlattices Microstruct.*, vol. 97, pp. 60–69, Sep. 2016.
- [4] S. Sharma, R. Shukla, and M. R. Tripathy, "Analog/RF performance and effect of interface trap charges in dielectric engineered gate all around junctionless MOSFET with ZrTiO₄ as gate dielectric," *Indian J. Pure Appl. Phys.*, vol. 56, pp. 869–874, Nov. 2018.
- [5] D. Esseni, M. Guglielmini, B. Kapidani, T. Rollo, and M. Alioto, "Tunnel FETs for ultralow voltage digital VLSI circuits: Part I— Device–circuit interaction and evaluation at device level," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 22, no. 12, pp. 2488–2498, Dec. 2014.
- [6] R. Meshkin, S. A. S. Ziabari, and A. R. Jordehi, "A novel analytical approach to optimize the work functions of dual-material double gate tunneling-FETs," *Superlattices Microstruct.*, vol. 126, pp. 63–71, Feb. 2019.
- [7] M. Lanuzza, S. Strangio, F. Crupi, P. Palestri, and D. Esseni, "Mixed tunnel-FET/MOSFET level shifters: A new proposal to extend the tunnel-FET application domain," *IEEE Trans. Electron Devices*, vol. 62, no. 12, pp. 3973–3979, Dec. 2015.
- [8] K. Boucart and A. M. Ionescu, "Double gate tunnel FET with high gate dielectric," *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1725–1733, Jul. 2007.
- [9] S. W. Kim, J. H. Kim, T.-J. K. Liu, W. Y. Choi, and B.-G. Park, "Demonstration of L-shaped tunnel field-effect transistors," *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1774–1778, Apr. 2016.
- [10] W. Li, H. Liu, S. Wang, and S. Chen, "Analog/RF performance of four different tunneling FETs with the recessed channels," *Superlattices Microstruct.*, vol. 100, pp. 1238–1248, Dec. 2016.
- [11] S. Saurabh and M. J. Kumar, "Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor (TFET), theoretical investigation and analysis," *Jpn J. Appl. Phys.*, vol. 48, no. 6, pp. 1–7, Jun. 2009.
- [12] O. M. Nayfeh, C. N. Chleirigh, J. Hennessy, L. Gomez, J. L. Hoyt, and D. A. Antoniadis, "Design of tunneling field-effect transistors using strained silicon/strained Germanium type-II staggered heterojunctions," *IEEE Electron. Devices Lett.*, vol. 29, no. 9, pp. 1074–1077, Sep. 2008.
- [13] D. Mohata, S. Mookerjee, and A. Agrawal, "Experimental staggered source and N⁺ pocket-doped channel III-V tunnel field-effect transistors and their scalabilities," *Appl. Phys. Exp.*, vol. 4, no. 2, pp. 1–3, Feb. 2011.
- [14] W. Cao, C. J. Yao, G. F. Jiao, D. Huang, H. Y. Yu, and M.-F. Li, "Improvement in reliability of tunneling field-effect transistor with p-n-i-n structure," *IEEE Trans. Electron Devices*, vol. 58, no. 7, pp. 2122–2126, Jul. 2011.
- [15] R. Jhaveri, N. V. Nagavarapu, and J. C. S. Woo, "Effect of pocket doping and annealing schemes on the source-pocket tunnel field-effect transistor," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 80–86, Jan. 2011.
- [16] H.-Y. Chang, B. Adams, P.-Y. Chien, J. Li, and J. C. S. Woo, "Improved subthreshold and output characteristics of source-pocket Si tunnel FET by the application of laser annealing," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 92–96, Jan. 2013.
- [17] N. Cui, R. Liang, and J. Xua, "Heteromaterial gate tunnel field effect transistor with lateral energy band profile modulation," *Appl. Phys. Lett.*, vol. 98, no. 14, pp. 1–3, Apr. 2011.
- [18] G. Lee, J.-S. Jang, and W.-Y. Choi, "Dual-dielectric-constant spacer hetero-gate-dielectric tunneling field-effect transistors," *Semicond. Sci. Technol.*, vol. 28, no. 5, pp. 1–5, Mar. 2013.
- [19] M. J. Lee and W. Y. Choi, "Effects of device geometry on hetero-gate dielectric tunneling field-effect transistors," *IEEE Electron. Device Lett.*, vol. 33, no. 10, pp. 1459–1461, Oct. 2012.
- [20] K. Nigam, P. Kondekar, and D. Sharma, "Approach for ambipolar behaviour suppression in tunnel FET by workfunction engineering," *Micro Nano Lett.*, vol. 11, no. 8, pp. 460–464, Aug. 2016.
- [21] S. Kumar, K. S. Singh, K. Nigam, V. A. Tikkiwal, and B. V. Chandan, "Dual-material dual-oxide double-gate TFET for improvement in DC characteristics, analog/RF and linearity performance," *Appl. Phys. A, Solids Surf.*, vol. 125, no. 5, pp. 1459–1461, Apr. 2019.
- [22] R. Wang et al., "Investigations on line-edge roughness (LER) and line-width roughness (LWR) in nanoscale CMOS technology: Part II— Experimental results and impacts on device variability," *IEEE Trans. Electron Devices*, vol. 60, no. 11, pp. 3676–3682, Nov. 2013.
- [23] M. G. Pala, D. Esseni, and F. Conzatti, "Impact of interface traps on the IV curves of InAs tunnel-FETs and MOSFETs: A full quantum study," in *Proc. IEEE IEDM*, San Francisco, CA, USA, 2012, pp. 1–4.
- [24] J. Madan and R. Chaujar, "Interfacial charge analysis of

heterogeneous gate dielectric-gate all around-tunnel FET for improved device reliability,” *IEEE Trans. Device Mater. Rel.*, vol. 16, no. 2, pp. 227–234, Jun. 2016.

[25] G. B. Beneventi, E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, “Can interface traps suppress TFET ambipolarity,” *IEEE Electron Device Lett.*, vol. 34, no. 12, pp. 1557–1559, Dec. 2013.

[26] S. Sant et al., “Lateral InAs/Si p-type tunnel FETs integrated on Si— Part 2: Simulation study of the impact of interface traps,” *IEEE Trans. Electron Devices*, vol. 63, no. 11, pp. 4240–4247, Nov. 2016.

[27] P. Venkatesh, K. Nigam, S. Pandey, D. Sharma, and P. N. Kondekar, “Impact of interface trap charges on performance of electrically doped tunnel FET with heterogeneous gate dielectric,” *IEEE Trans. Device Mater. Rel.*, vol. 17, no. 1, pp. 245–252, Mar. 2017.

[28] K. Nigam, P. Kondekar, and D. Sharma, “DC characteristics and analog/RF performance of novel polarity control GaAs-Ge based tunnel field effect transistor,” *Superlattices Microstruct.*, vol. 92, pp. 224–231, Apr. 2016. [29] P. N. Kondekar, K. Nigam, S. Pandey, and D. Sharma, “Design and analysis of polarity controlled electrically doped tunnel FET with bandgap engineering for analog/RF applications,” *IEEE Trans. Electron Devices*, vol. 64, no. 2, pp. 412–418, Feb. 2017.

[30] A. Neugroschel, G. Bersuker, R. Choi, and B. H. Lee, “Effect of the interfacial SiO₂ layer in high-k HfO₂ gate stacks on NBTI,” *IEEE Trans. Electron Devices*, vol. 8, no. 1, pp. 47–61, Mar. 2008.

