

Computer Architecture and Organization

Q.

(a) (i) RISC (Reduced Instruction Set Computer)

This processors use a small set of simple instructions, each executing in a single clock cycle. This allows for faster processing and simpler instruction decoding.

CISC (Complex Instruction Set Computer)

This processors have larger set of more complex instructions, which can execute multiple low-level operations in a single instruction.


This can reduce the number of instructions needed for a task, though each instruction may take multiple cycles to execute.

(ii) Micro Architecture

The CPU executes these instructions, which involve moving data to memory and storage.

Instruction Set Architecture

The operating system uses the ISA to send instructions to the CPU



BS Alles

relationship has substitutivity

(b) Memory wall

This is a processor design constraint that refers to the growing disparity between CPU speed and memory speed.

- * Cache memory organization
- * Prefetching
- * Pipelining and out-of-order Execution
- * Memory Hierarchies

(c) Rightmost Instruction executes first

PC sends memory address to MBR, fetching data from memory

$PC \rightarrow MBR$
Data from memory is stored in MBR

MBR is split into two parts

MBR (0:27) \rightarrow IR opcode 0001010 has

MBR (28,39) \rightarrow MAR operand address (000000000000)

opcode \rightarrow IR

operand address \rightarrow MAR

left instruction save temporally at
IBR to execute next

IB7 (0:7) \rightarrow opcode

IBR(8:19) \rightarrow operand address

Once the opcode is in the IR,
the execute cycle is performed

IR will send data to control circuit
for execution

IR \rightarrow Control circuit

MAR loads the operand address

After execution of right instruction,
left instruction opcode will load to IR
and address will load to MAR

PC increment to PC + 1

PC \rightarrow PC + 1 (5209)

(ii) 5208

MBR \rightarrow 0

d)

(i) Quantum computers have the potential to solve certain types of problems much faster than classical computers by using quantum bits and leveraging principles like superposition, and entanglement. This allows to explore multiple solutions simultaneously.

(ii) major challenge in this is quantum computing. Because Qubits are more sensitive to their environment. So building stable error-free quantum computers extremely difficult.

Q₂

- a) We add the extra bit to the msg and record it. After the receiving msg we calculate the extra added bits and compare it with first one. If there is any changes, The msg signal was changed. We can find the change position using Hamming code.

b) main memory has 16 Gbytes information.

$$\text{Total bytes} = 2^3 \times 2^{30} = 2^{34}$$



$$= 2^{34} \text{ bytes}$$

cache - 8 kbytes

- $2^3 \times 2^{10}$ bytes
- 2^{13} bytes

offset . 10 bytes

- 2^4 bytes



line : 1 0010 0011 based on (i)

of $2^3 2^2 2^5 2^4 2^3 2^2 2^1 2^0$ serial A


line #: 291 sub address + base address

② check which block has data, i.e.

- (ii) First the processor checks the memory address, checks the corresponding line using the index bits. If a cache miss occurs, it will need to be loaded from the main memory into the cache. If already data in the cache line that needs to be replaced and the data has been modified.

(ii) If it will be written back to memory
 The data loaded from main memory
 into the appropriate cache line.
 The value 0x81 is then returned to
 the CPU for processing to main.

c)



$$\begin{aligned}
 &\text{time} = 0.8(10) + 0.9 \times 0.2(20+10) + 0.1 \times 0.2(10+20+10) \\
 &= 16 \text{ ns}
 \end{aligned}$$

(ii) Increased Latency
 A large cache takes longer to search and access due to its size, which can slow down the average access time. By having multiple levels of smaller caches, frequently accessed data can be found more quickly in the smaller, faster L1 cache improving performance.

(iii) Increased complexity in cache management.

The system needs to manage data consistency between cache levels, and additional logic is required to handle cache misses and decide which level to access. This complexity can add to the design and maintenance cost of the processor.

→ Using cache decreases cache miss rate and reduces main memory time.

0.01 =命中率

④

0.99
≈
命中率

命中率 = 1 - 错误率

$0.99 \times 0.99 = 0.9801$ → minimizing the error

错误率 = 0.0099

0.999 + 0.999 = 0.998

错误率 = 0.001

0.9999 + 0.9999 = 0.9998

错误率 = 0.0002

0.9999

B5 Atlas

Q3

(a)

- (i) If we add more devices we can see bottlenecks and propagation delay.
- (ii) Not effective with high performance I/O devices.
- (iii) Systems increasingly rely on point-to-point interconnects rather than shared buses.

(b)

instructions - 100

stage 5

10 clock cycles to complete

$$(i) \text{without pipelining} = 100 \times 5 \times 10$$

$$= 5000 \text{ clock cycles}$$

$$\begin{aligned} \text{with pipelining} &= 5 \times 10 + 99 \times 10 \\ &= 50 + 990 \\ &= 1040 \end{aligned}$$

$$\text{Speed up} = \frac{5000}{1040}$$

$$(ii) \text{ branch instructions} = 20 \times 5 \times 10 \\ \text{CPI} = 1000$$

$$\text{first instructions} = 5 \times 10 \\ = 50$$

$$\text{pipeline} = 10 \times (100 - 20 - 1) \\ = 10 \times 79 \\ = 790$$

$$\text{speed up} = \frac{5000}{790 + 50 + 1000} = 2.72$$

$$\text{branch} = 20 \times 90 \\ = 180$$

$$\text{branch instruction} = 18 \times 10$$

Instructions from all source = 180

Instructions of branch or continuation = 180

first instruction = 5 x 10

= 50


$$\text{pipeline} = 10 \times (100 - 20 - 1) \\ = 790$$

$$\text{error} = 2 \times 10 \times 5 \\ = 100$$

(Q)

$$\text{speed up} = \frac{5000}{180 + 100 + 790 + 50} = 4.46$$

(iv)



c)

(i) An interrupt service Routine is a function or code segment that executes when an interrupt is triggered.

(ii) Fetch → CPU retrieves the next instruction from
 Decode → The instruction is decoded to understand it.
 Execute → The CPU performs the operation specified by the instruction.

d)

(i) High Bandwidth Low Latency

Scalability

Reduced Bottlenecks

110001

1000011

00010001



110111

Q₄

(ii) +65

001111

01000001
 10~~0~~¹1110 → 15 complement

$$\begin{array}{r} & & 1 \\ \underline{-} & & \\ 1011111 & & \end{array}$$

-65

011111

(iii) 35 - (-65)

-(-65)

011111

$$\begin{array}{r} 011111 \\ 1000000 \\ \hline 1000001 \end{array}$$

35 → 100011

Q₅

35 - (65)

Date: _____

$$\begin{array}{r} 100011 \\ + 100001 \\ \hline \textcircled{1} \underline{000100} \end{array}$$

$$\begin{array}{r} 111011 \\ + \quad \quad 1 \\ \hline \underline{111100} \end{array}$$

(ii) 10

No: _____

Date: ___ / ___ / ___

(iii)
$$\begin{array}{r} 000100 \\ 10111101011 \\ \hline 0 \\ \hline 11 \\ \hline 00 \\ 110 \\ \hline 000 \\ \hline 1101 \\ 1011 \\ \hline 00100 \\ 000 \\ \hline 1001 \end{array}$$