#### SIMULATION AND IMPLEMENTATION OF COMBINATIONAL LOGIC CIRCUITS

#### AIM:

To simulate the following circuits using VIVADO 2023.2.

- 1) Encoder
- 2) Decoder
- 3) Multiplexer
- 4) Demultiplexer
- 5) Magnitude Comparator

## **APPARATUS REQUIRED:**

VIVADO 2023.2

#### **PROCEDURE:**

STEP:1 Launch the Vivado 2023.2 software.

STEP:2 Click on "create project" from the starting page of vivado.

STEP:3 Choose the design entry method:RTL(verilog/VHDL)

STEP:4 Crete design source and give name to it and click finish.


STEP:5 Write the verilog code and check the syntax.

STEP:6 Click "run simulation" in the navigator window and click "Run behavioral simulation".

STEP:7 Verify the output in the simulation window.

#### **ENCODER**

#### **LOGIC DIAGRAM**



		OUTPUTS								
<b>Y</b> <sub>7</sub>	<b>Y</b> <sub>6</sub>	<b>Y</b> <sub>5</sub>	Y <sub>4</sub>	<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>	A <sub>2</sub>	A <sub>1</sub>	A
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

## **VERILOG CODE**

module encoder(a,y);

input [7:0]a;

output[2:0]y;


or(y[2],a[6],a[5],a[4],a[3]);

or(y[1],a[6],a[5],a[2],a[1]);

or(y[0],a[6],a[4],a[2],a[0]);


endmodule

## **OUTPUT WAVEFORM**



## **DECODER**

## **LOGIC DIAGRAM**



A2	A1	A0	<b>D7</b>	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

## **VERILOG CODE**

module decoder1(a,y);

input [2:0]a;

output[7:0]y;

and(y[0], $\sim$ a[2], $\sim$ a[1], $\sim$ a[0]);

and(y[1], $\sim$ a[2], $\sim$ a[1],a[0]);


and(y[2],~a[2],a[1],~a[0]); and(y[3],~a[2],a[1],a[0]); and(y[4],a[2],~a[1],~a[0]); and(y[5],a[2],~a[1],a[0]); and(y[6],a[2],a[1],~a[0]); and(y[7],a[2],a[1],a[0]); endmodule

## **OUTPUT WAVEFORM**



## **MULTIPLEXER**

## **LOGIC DIAGRAM**



S2	S1	S0	00	01	02	03	04	05	06	07
0	0	0	I	0	0	0	0	0	0	0
0	0	1	0	I	0	0	0	0	0	0
0	1	0	0	0	I	0	0	0	0	0
0	1	1	0	0	0	I	0	0	0	0
1	0	0	0	0	0	0	I	0	0	0
1	0	1	0	0	0	0	0	I	0	0
1	1	0	0	0	0	0	0	0	I	0
1	1	1	0	0	0	0	0	0	0	I

#### **VERILOG CODE**


```
module mux(s,c,a); input [2:0]s; input [7:0]a; wire [7:0]w; output c; and(w[0],a[0],~s[2],~s[1],~s[0]); and(w[1],a[1],~s[2],~s[1],s[0]); and(w[2],a[2],~s[2],s[1],~s[0]); and(w[3],a[3],~s[2],s[1],s[0]); and(w[4],a[4],s[2],~s[1],~s[0]); and(w[5],a[5],s[2],~s[1],s[0]); and(w[6],a[6],s[2],s[1],~s[0]); and(w[7],a[7],s[2],s[1],s[0]); or (c,w[0],w[1],w[2],w[3],w[4],w[5],w[6],w[7]); endmodule
```

## **OUTPUT WAVEFORM**



## **DEMULTIPLEXER**

# **LOGIC DIAGRAM**



	INPUTS	6	Output									
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	<b>Y</b> <sub>7</sub>	<b>Y</b> <sub>6</sub>	<b>Y</b> <sub>5</sub>	Y <sub>4</sub>	<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	<b>Y</b> <sub>1</sub>	Υ <sub>0</sub>		
0	0	0	0	0	0	0	0	0	0	А		
0	0	1	0	0	0	0	0	0	А	0		
0	1	0	0	0	0	0	0	A	0	0		
0	1	1	0	0	0	0	А	0	0	0		
1	0	0	0	0	0	Α	0	0	0	0		
1	0	1	0	0	А	0	0	0	0	0		
1	1	0	0	Α	0	0	0	0	0	0		
1	1	1	Α	0	0	0	0	0	0	0		

## **VERILOG CODE**

module demux\_8(s,a,y);

input [2:0]s;

input a;

output [7:0]y;

and(y[0],a, $\sim$ s[2], $\sim$ s[1], $\sim$ s[0]);

and(y[1],a, $\sim$ s[2], $\sim$ s[1],s[0]);

and(y[2],a, $\sim$ s[2],s[1], $\sim$ s[0]);

and(y[3],a, $\sim$ s[2],s[1],s[0]);

and(y[4],a,s[2], $\sim$ s[1], $\sim$ s[0]);


and(y[5],a,s[2], $\sim$ s[1],s[0]);

and(y[6],a,s[2],s[1], $\sim$ s[0]);

and(y[7],a,s[2],s[1],s[0]);


endmodule

## **OUTPUT WAVEFORM**



## **MAGNITUDE COMPARATOR**

# **LOGIC DIAGRAM**



Inj	outs	Outputs					
A	В	A <b< td=""><td>A=B</td><td>A&gt;B</td></b<>	A=B	A>B			
00001100	00001100	0	1	0			
00001010	00010001	1	0	0			
00001111	00000101	0	0	1			
00011000	00011000	0	1	0			

# **VERILOG CODE**

module comparator(a,b,eq,lt,gt);
input [3:0] a,b;

\_ \_ \_

output reg eq,lt,gt;

always @(a,b)

begin

if(a==b)

begin

eq = 1'b1;

1t = 1'b0;

gt = 1'b0;

end

else if (a>b)

begin

eq = 1'b0;

```
lt = 1'b0;
gt = 1'b1;
end
else
begin
eq = 1'b0;
lt = 1'b1;
gt = 1'b0;
end
end
```

endmodule

## **OUTPUT WAVEFORM**



# **RESULT**

Thus the simulation and implementation of combinational logic circuits is done and outputs are verified successfully.