SIMULATION AND IMPLEMENTATION OF FINITE STATE MACHINE

AIM:

To simulate and implement the Finite State MOORE Machine using Vivado 2023.2.

APPARATUS REQUIRED:

Vivado 2023.2

PROCEDURE:

STEP:1 Launch the Vivado 2023.2 software.

STEP:2 Click on "create project" from the starting page of vivado.

STEP:3 Choose the design entry method:RTL(verilog/VHDL)


STEP:4 Crete design source and give name to it and click finish.

STEP:5 Write the verilog code and check the syntax.

STEP:6 Click "run simulation" in the navigator window and click "Run behavioral simulation".

STEP:7 Verify the output in the simulation window.

LOGIC DIAGRAM



VERILOG CODE


module fsm_moore(clk, rst, x, z);

input clk, rst, x;

output z;

```
reg [1:0]present_state, next_state;
parameter s0=2'b00, s1=2'b01, s2=2'b10, s3=2'b11;
always@(x,present_state)
case(present_state)
s0: if(x)
next_state=s1;
else
next_state=s0;
s1: if(x)
next_state=s1;
else
next_state=s2;
s2: if (x)
next_state=s3;
else
next_state=s0;
s3: if (x)
next_state=s1;
else
next_state=s2;
endcase
always@(negedge rst, posedge clk)
if (rst)
present_state<=s0;</pre>
else
present_state<=next_state;</pre>
assign z=(present_state==s3);
endmodule
```

OUTPUT



RESULT

Thus the simulation and implementation of Finite State MOORE Machine is is done and the outputs are verified successfully.