



Electronics

$$A \cdot \bar{B}$$

Part 2


Q1 (a) NAND \rightarrow  $y = \overline{A \cdot B} = \overline{A} + \overline{B}$

NOT \rightarrow  $y = \overline{A}$




$$y = \overline{\overline{A} \cdot \overline{A}} = \overline{A}^2 = \overline{A}$$

(b) AND \rightarrow  $y = A \cdot B$



$$y_1 = \overline{A \cdot B} = A \cdot \overline{B}$$




$$y_2 = \overline{A \cdot B} \cdot \overline{B} = A \cdot B + \overline{B}$$

$$y_2 = A \cdot B + A \cdot \overline{B}$$

$$y_2 = A \cdot B + A \cdot \overline{B} = A \cdot B$$

(c) OR \rightarrow  $y = A + B$




$$y_1 = \overline{A} \quad y_2 = \overline{B}$$

A	B	S	C
0	1	1	0
1	0	1	0
0	0	0	0
1	1	0	1

M-2 Q2) $S = AB$


$$S = \overline{A}B + \overline{B}A$$


(b) For S - XOR. \Rightarrow ROM \rightarrow AND



first

M-4 (a) If 2 flip flops are when 1st one come if get stored & when 2nd 1 come then we allow the clock timing to release that 1 to another flip flop and then 3rd 1 come then we allow 2nd flip flop to release which gives out for 1





M-5