FIFO_SV verification

Presented by

Ahmed Alaa Abdelrahman



Original FIFO Design

```
module FIFO(data in, wr en, rd en, clk, rst n, full, empty, almostfull, almostempty, wr ack, overflow, underflow, data out);
     parameter FIFO WIDTH = 16;
     parameter FIFO DEPTH = 8;
     input [FIFO WIDTH-1:0] data in;
11
     input clk, rst n, wr en, rd en;
     output reg [FIFO WIDTH-1:0] data out;
                                                                                                                                    44
     output reg wr ack, overflow;
                                                                                                                                    45
     output full, empty, almostfull, almostempty, underflow;
                                                                                                                                    47
     localparam max fifo addr = $clog2(FIFO DEPTH);
17
18
     reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
                                                                                                                                    51
     reg [max fifo addr-1:0] wr ptr, rd ptr;
21
     reg [max fifo addr:0] count;
22
23
     always @(posedge clk or negedge rst n) begin
         if (!rst_n) begin
25
             wr ptr <= 0;
27
         end
         else if (wr en && count < FIFO DEPTH) begin
             mem[wr ptr] <= data in;</pre>
29
             wr ack <= 1;
                                                                                                                                    61
             wr ptr <= wr ptr + 1;
31
                                                                                                                                    62
32
         end
         else begin
             wr ack <= 0;
             if (full & wr_en)
35
                 overflow <= 1;
             else
37
                 overflow <= 0;
         end
```

end

41

```
always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
        rd ptr <= 0;
    end
   else if (rd en && count != 0) begin
        data out <= mem[rd ptr];</pre>
        rd ptr <= rd ptr + 1;
    end
end
always @(posedge clk or negedge rst n) begin
    if (!rst n) begin
        count <= 0;
    else begin
        if (({wr en, rd en} == 2'b10) && !full)
            count <= count + 1;</pre>
        else if ( ({wr en, rd en} == 2'b01) && !empty)
            count <= count - 1;
    end
end
assign full = (count == FIFO DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd en)? 1 : 0;
assign almostfull = (count == FIFO DEPTH-2)? 1:0;
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

Bugs and Fixes

1-Under_Flow is a seq output

```
output reg wr_ack, overflow; output full, empty, almostfull, almostempty, underflow; output full, empty, almostfull, almostempty /*underflow false*/; //UNDERFLOW IS A SEQ SO IT MUST BE REG

always @(posedge clk or negedge rst_n) begin

if (!rst_n) begin

rd_ptr <= 0;

underflow <= 0; //reseting underflow since it is a seq logic

end else if (rd_en && lempty) begin

data_out <= mem[rd_ptr];

rd_ptr <= rd_ptr + 1;

end else if (empty && rd_en) underflow <= 1; //ADDING UNDERFLOW LOGIC IN THE ALWAYS BLOCK

else underflow <= 0; //ASSERT TO 0 IF NO EMPTY AND NO read_enable

end //ELSE IS VALID
```

2-initialization Issue

```
reg [max_fifo_addr-1:0] wr_ptr=0; //Must initialize this to zero
reg [max_fifo_addr-1:0] rd_ptr=0; //Must initialize this to zero
reg [max_fifo_addr:0] count=0; //Must initialize this to zero
```

Bugs and Fixes

3-overflow and wr_ack must be reseted to zero

```
if (!rst_n) begin
    wr_ptr <= 0;
    overflow <= 0;    //since overflow is a seq so reset affects it
    wr_ack <= 0;    //wr_ack should equal zero in reset</pre>
```

4-To make the design hit the 100% conditional coverage we must use && instead of &

```
if (full && wr_en) overflow <= 1; //sould be &&
```

Bugs and Fixes

5-We must add more cases

when wr_en and rd_en are asserted count must change depending is it full or empty and if !full ||!empty then count remains constant

```
end else begin

if (({wr_en, rd_en} == 2'b10) && !full) count <= count + 1;

else if (({wr_en, rd_en} == 2'b01) && !empty) count <= count - 1;

else if (({wr_en, rd_en} == 2'b11) && full) count <= count - 1; //error

else if (({wr_en, rd_en} == 2'b11) && empty) count <= count + 1; //error</pre>
```

6-Almostfull is when the count = FIFO_DEPTH -1

```
assign almostfull = (count == FIFO_DEPTH - 1) ? 1 : 0; //count from 1 to 8 so almost full -1
```

FIFO DESIGN AFTER

```
module FIFO (
                                                                                                                                 always @(posedge clk or negedge rst n) begin
          data in,
                                                                                                                                   if (!rst_n) begin
                                                                                                                         29
          wr en,
                                                                                                                                     wr ptr <= 0;
          rd en,
                                                                                                                                     overflow <= 0; //since overflow is a seq so reset affects it</pre>
                                                                                                                        31
          clk,
                                                                                                                                     wr_ack <= 0; //wr ack should equal zero in reset
                                                                                                                         32
          rst n,
                                                                                                                                   end else if (wr_en && !full) begin
          full,
                                                                                                                                     mem[wr_ptr] <= data_in;</pre>
          empty,
                                                                                                                                     wr ack <= 1;
                                                                                                                         35
         almostfull,
                                                                                                                                     wr ptr <= wr ptr + 1;
          almostempty,
                                                                                                                                   end else begin
                                                                                                                         37
11
          wr ack,
                                                                                                                                     wr ack <= 0;
12
          overflow,
                                                                                                                                     if (full && wr en) overflow <= 1; //sould be &&
13
          underflow,
                                                                                                                                     else overflow <= 0;
         data out
                                                                                                                                   end
                                                                                                                        41
15
                                                                                                                                 end //WRITE LOGIC IS VALID
       parameter FIFO WIDTH = 16;
                                                                                                                        42
       parameter FIFO DEPTH = 8;
17
                                                                                                                               always @(posedge clk or negedge rst_n) begin
       input [FIFO WIDTH-1:0] data in;
18
                                                                                                                                if (!rst_n) begin
                                                                                                                                  rd ptr <= 0;
       input clk, rst n, wr en, rd en;
19
                                                                                                                                  underflow <= 0; //reseting underflow since it is a seq logic</pre>
       output reg [FIFO WIDTH-1:0] data out;
                                                                                                                                end else if (rd_en && !empty) begin
       output reg wr ack, overflow, underflow; //CORRECT
21
                                                                                                                                  data out <= mem[rd ptr];</pre>
       output full, empty, almostfull, almostempty /*underflow false*/; //UNDERFLOW IS A SEQ SO IT MUST BE REG
                                                                                                                                  rd ptr <= rd ptr + 1;
22
                                                                                                                                end else if (empty && rd en) underflow <= 1; //ADDING UNDERFLOW LOGIC IN THE ALWAYS BLOCK</pre>
       localparam max fifo addr = $clog2(FIFO DEPTH);
23
                                                                                                                                else underflow <= 0; //ASSERT TO 0 IF NO EMPTY AND NO read enable</pre>
       reg [FIFO WIDTH-1:0] mem[FIFO DEPTH-1:0];
24
                                                                                                                               end //ELSE IS VALID
       reg [max fifo addr-1:0] wr ptr=0; //Must initialize this to zero
                                                                                                                               always @(posedge clk or negedge rst n) begin
25
                                                                                                                                if (!rst n) begin
       reg [max_fifo_addr-1:0] rd_ptr=0; //Must initialize this to zero
                                                                                                                                 count <= 0;
       reg [max_fifo_addr:0] count=0; //Must initialize this to zero
27
                                                                                                                                end else begin
                                                                                                                                  if (({wr_en, rd_en} == 2'b10) && !full) count <= count + 1;
                                                                                                                                  else if (({wr en, rd en} == 2'b01) && !empty) count <= count - 1;
         assign full = (count == FIFO DEPTH) ? 1 : 0;
65
                                                                                                                                  else if (({wr en, rd en} == 2'b11) && full) count <= count - 1; //error
         assign empty = (count == 0) ? 1 : 0;
66
                                                                                                                                  else if (({wr en, rd en} == 2'b11) && empty) count <= count + 1; //error
         assign almostfull = (count == FIFO DEPTH - 1) ? 1 : 0; //count from 1 to 8 so almost full -1
67
         assign almostempty = (count == 1) ? 1 : 0;
68
```

VERIFICATION PLAN

DESIGN REQUIREMENT

STIMULUS GENERATION

LABEL

FUNCTIONAL

FUNCTIONALITY

	DESCRIPTION		COVERAGE	CHECK						
FIFO_RST	When reset is activated all pointers must equal to the initial state	Directed at the start of the tb then reset is randomized by 5% being active	-	Checking every pointer value by assertions						
FIFO_WR	Checking for writing condition if(wr_en&&!full) data should be written on FIFO and at the same time wr_ack =1	Randomized with constraints of wr_en is on 70% of time	a cross coverage is combining all possiblities of wr_en ,wr_ack and rd_en	checking the output value by using a refrence model constructed in check_result task and wr_ack is being checked by assertions						
FIFO_RD	checking for read condition if(rd_en&&!empty) data should be passed to data_out	Randomized with constraints of rd_en is on 30% of time	a cross coverage is combining all possiblities of wr_en ,empty and rd_en	checked by assertions a refrence model is used to check the value of data_out and empty is being checked by assertions		checking for empty	randomizing till getting EMPTY			
FIFO_OVERFLOW	when wr_en is 1 and full is 1 also after the randomization it was overflow directed to ensure wr_en also after the to combining all overflow		check data_out also overflow is checked by	FIFO_EMPTY	condition when count=0 this means it wrote 0 times then empty is asserted	also after the randomization it was directed after reseting to ensure wr_en is 0 and rd_en=1 ensure no data was written	a cross coverage is used to combining all possiblities of wr_en,empty,rd_en	a refrence model to check data_out also empty is checked by assertions		
FIFO_UNDERFLOW	Checking for underflow condition when rd_en is 1 and empty is 1 underflow must be asserted	randomizing till getting overflow also after the randomization it was directed to ensure rd_en is 1 for 8 cycles to check for underflow	a cross coverage is used to combining all possiblities of wr_en,underflow,rd_en	a refrence model to check data_out also underflow is checked by assertions	FIFO_ALMOSTFULL	checking for almostfull condition when count=7 this means it wrote 7 times then almostfull is asserted	randomizing till getting ALMOSTFULL also after the randomization it was directed to ensure wr_en is 1 for 7 cycles	a cross coverage is used to combining all possiblities of wr_en,almostfull,rd_en	a refrence model to check data_out also almostfull is checked by assertions	
FIFO_FULL	checking for full condition when count=8 this means it wrote 8 times equal to fifo_depth then Full is asserted	randomizing till getting FULL also after the randomization it was directed to ensure wr_en is 1 for 8 cycles	a cross coverage is used to combining all possiblities of wr_en,full,rd_en	a refrence model to check data_out also full is checked by assertions	FIFO_ALMOSTEMPTY	checking for empty condition when count=1 this means it wrote 1 times then empty is asserted	randomizing till getting ALMOSTEMPTY also after the randomization it	a cross coverage is used to combining all possiblities of wr_en,almostempty,rd_e n	a refrence model to check data_out also almostempty is checked by assertions	

FIFO INTERFACE AND SHARED PKG

```
interface FIFO IF (
         input bit clk
       parameter FIFO WIDTH = 16;
       parameter FIFO DEPTH = 8;
       bit [FIFO WIDTH-1:0] data in;
       logic rst n, wr en, rd en;
       reg [FIFO WIDTH-1:0] data out;
       reg wr ack, overflow;
       logic full, empty, almostfull, almostempty, underflow;
10
       modport TEST(
11
           output data_in, clk, rst_n, wr_en, rd_en,
12
           input data out, wr ack, overflow, full, empty, almostfull, almostempty, underflow
13
       );
14
       modport MON(
15
           input data in,clk,rst n,wr en,rd en,
16
        data out,wr ack,overflow,full,empty,almostfull,almostempty,underflow
17
18
     endinterface
```

```
package shared_pkg;
int error_count = 0;
int correct_count = 0;
bit test_finished = 0;
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
endpackage
```

FIFO_TRANSACTION TOP_MODULE AND TB

```
package trans pkg;
       import shared pkg::*;
       class FIFO Transaction;
         parameter FIFO WIDTH = 16;
         parameter FIFO DEPTH = 8;
        rand logic [FIFO WIDTH-1:0] data in;
         rand logic rst n, wr en, rd en;
         reg [FIFO WIDTH-1:0] data out;
         reg wr ack, overflow;
         logic full, empty, almostfull, almostempty, underflow;
         int RD EN ON DIST, WR EN ON DIST;
11
         function new(input int RD EN ON DIST, int WR EN ON DIST);
12
                                                                   10
           this.RD EN ON DIST = RD EN ON DIST;
13
                                                                   11
           this.WR EN ON DIST = WR EN ON DIST;
           data in = 0;
15
                                                                   12
          rst_n = 1;
                                                                   13
17
           wr en = 0;
                                                                   14
           rd en = 0;
                                                                   15
         endfunction
         constraint cons {
                                                                   16
           rst n dist {
21
                                                                  17
22
             1 := 95,
                                                                   18
             0 := 5
           };
                                                                   19
           wr en dist {
25
                                                                   20
             1 := WR EN ON DIST,
                                                                   21
             0 := 100 - WR EN ON DIST
27
                                                                   22
           };
           rd en dist {
                                                                   23
             1 := RD EN ON DIST,
                                                                   24
31
             0 := 100 - RD EN ON DIST
                                                                  25
32
           };
                                                                   26
       endclass
                                                                   27
                                                                   28
    endpackage
```

```
module FIFO TOP ();
 bit clk;
 initial begin
   clk = 0;
   forever begin
     #10 clk = ~clk;
   end
 end
 FIFO IF FIFO IF obj (clk);
 FIFO DUT (
      FIFO IF obj.data in,
      FIFO_IF_obj.wr_en,
      FIFO IF obj.rd en,
      clk,
     FIFO_IF_obj.rst_n,
     FIFO IF obj.full,
     FIFO IF obj.empty,
     FIFO_IF_obj.almostfull,
     FIFO IF obj.almostempty,
     FIFO IF obj.wr ack,
     FIFO_IF_obj.overflow,
      FIFO IF obj.underflow,
      FIFO_IF_obj.data_out
 );
 FIFO tb TEST (FIFO IF obj);
 FIFO mon MON (FIFO IF obj);
endmodule
```

```
import shared_pkg::*;
   import trans_pkg::*;
   module FIFO tb (
       FIFO_IF.TEST FIFO_tb_if
     initial begin
       FIF0_Transaction trans_obj;
        trans_obj = new(30, 70);
        //first reset
        @(negedge FIFO_tb_if.clk);
       FIFO_tb_if.rst_n = 0;
       @(negedge FIFO_tb_if.clk);
        repeat (10000) begin
         assert (trans_obj.randomize());
         FIFO_tb_if.rst_n = trans_obj.rst_n;
         FIFO tb if wr en = trans obj wr en;
         FIFO_tb_if.rd_en = trans_obj.rd_en;
         FIFO_tb_if.data_in = trans_obj.data_in;
         @(negedge FIFO_tb_if.clk);
       @(negedge FIFO_tb_if.clk);
       FIFO_tb_if.rst_n = 0;
       @(negedge FIFO_tb_if.clk);
         @(negedge FIFO_tb_if.clk);
         FIFO_tb_if.wr_en = 1;
         FIFO tb if.rst n = 1;
         FIFO_tb_if.rd_en = 0;
         FIFO_tb_if.data_in = trans_obj.data_in;
       @(negedge FIFO_tb_if.clk);
       FIFO_tb_if.rst_n = 0;
       @(negedge FIFO_tb_if.clk);
        repeat (20) begin
         @(negedge FIFO_tb_if.clk);
         FIFO tb if.wr en = 0;
         FIFO_tb_if.rst_n = 1;
         FIFO_tb_if.rd_en = 1;
         FIFO_tb_if.data_in = trans_obj.data_in;
       test_finished = 1;
46 endmodule
```

FIFO COVERAGE AND MONITOR

```
import shared pkg::*;
     package cvg pkg;
                                                                                                                     import trans pkg::*;
       import trans pkg::*;
                                                                                                                     import cvg pkg::*;
       class FIFO coverage;
                                                                                                                     import sb pkg::*;
         FIFO Transaction F cvg txn = new(30, 70);
                                                                                                                     module FIFO mon (
         covergroup cvr gp;
                                                                                                                         FIFO IF.MON MON IF
           wr en cv: coverpoint F cvg txn.wr en {bins wr en 1 = {1}; bins wr en 0 = {0};}
           rd en cv: coverpoint F cvg txn.rd en {bins rd en 1 = {1}; bins rd en 0 = {0};}
                                                                                                                       FIFO Transaction FIFO Transaction obj;
           wr ack cv: coverpoint F cvg txn.wr ack {bins wr ack 1 = {1}; bins wr ack 0 = {0};}
                                                                                                                       FIFO scoreboard FIFO scoreboard obj;
           overflow cv: coverpoint F cvg txn.overflow {bins overflow 1 = {1}; bins overflow 0 = {0};}
                                                                                                                       FIFO coverage FIFO coverage obj;
            full cv: coverpoint F cvg txn.full {bins full 1 = {1}; bins full 0 = {0};}
                                                                                                                11
                                                                                                                       initial begin
            empty cv: coverpoint F cvg txn.empty {bins empty 1 = {1}; bins empty 0 = {0};}
                                                                                                               12
                                                                                                                        FIFO scoreboard obj = new();
11
                                                                                                                        FIFO coverage obj = new();
            almostfull cv: coverpoint F cvg txn.almostfull {
12
                                                                                                                         FIFO Transaction obj = new(30, 70);
             bins almostfull 1 = {1}; bins almostfull 0 = {0};
13
                                                                                                                         forever begin
                                                                                                                           @(negedge MON IF.clk);
            almostempty cv: coverpoint F cvg txn.almostempty
15
                                                                                                                          FIFO_Transaction_obj.data_in = MON_IF.data_in;
             bins almost empty 1 = \{1\}; bins almost empty \emptyset = \{\emptyset\};
                                                                                                                18
                                                                                                                           FIFO Transaction obj.rst n = MON IF.rst n;
17
                                                                                                                           FIFO Transaction obj.wr en = MON IF.wr en;
           underflow cv: coverpoint F cvg txn.underflow {bins underflow 1 = {1}; bins underflow 0 = {0};}
                                                                                                                           FIFO Transaction obj.wr ack = MON IF.wr ack;
           wr ack cv cross : cross wr en cv, rd en cv, wr ack cv{}
                                                                                                                          FIFO Transaction obj.rd en = MON IF.rd en;
           overflow_cv_cross : cross overflow_cv, rd_en_cv, wr_en_cv{}
                                                                                                                           FIFO Transaction obj.overflow = MON IF.overflow;
           full cv cross : cross wr en cv, rd en cv, full cv{}
21
                                                                                                                           FIFO Transaction obj.full = MON IF.full;
22
           empty_cv_cross : cross wr_en_cv, rd_en_cv, empty_cv{}
                                                                                                                           FIFO Transaction obj.empty = MON IF.empty;
                                                                                                                           FIFO Transaction obj.underflow = MON IF.underflow;
            almost full cv cross : cross wr en cv, rd en cv, almostfull cv{}
23
                                                                                                                           FIFO Transaction obj.almostfull = MON IF.almostfull;
           almostempty cv cross : cross wr en cv, rd en cv, almostempty cv{}
                                                                                                                           FIFO Transaction obj.almostempty = MON IF.almostempty;
            underflow cv cross : cross wr en cv, rd en cv, underflow cv{}
25
                                                                                                                          FIFO Transaction obj.data out = MON IF.data out;
          endgroup : cvr_gp
                                                                                                                           fork //run in //
          function new();
27
                                                                                                                            FIFO scoreboard obj.check data(FIFO Transaction obj);
           cvr gp = new;
                                                                                                                            FIFO_coverage_obj.sample_data(FIFO_Transaction_obj);
          endfunction
                                                                                                                           join
          function void sample data(input FIFO Transaction F txt);
                                                                                                                           if (test finished) begin
           F cvg txn = F txt;
                                                                                                                             $display("Correct count=%d ", correct count);
           cvr gp.sample;
32
                                                                                                                             $display("error_count=%d ", error_count);
         endfunction
                                                                                                                             $stop;
       endclass
                                                                                                                           end
     endpackage
```

FIFO SB

```
task reference model(input FIFO Transaction trans obj);
    package sb_pkg;
                                                                                                                   full ref = (count == FIFO DEPTH);
                                                                                                      36
      import trans pkg::*;
                                                                                                                   almostfull ref = (count == FIFO DEPTH - 1);
                                                                                                      37
      import shared pkg::*;
                                                                                                                   empty ref = (count == 0);
                                                                                                      38
      class FIFO scoreboard;
                                                                                                                  almostempty ref = (count == 1);
        parameter FIFO_WIDTH = 16;
                                                                                                      39
        parameter FIFO DEPTH = 8;
                                                                                                                   overflow ref = (full ref && trans obj.wr en);
                                                                                                      40
        reg [FIFO WIDTH-1:0] data out ref;
                                                                                                                   underflow_ref = (empty_ref && trans_obj.rd_en);
                                                                                                      41
        reg wr ack ref, overflow ref;
                                                                                                                   if (~trans_obj.rst_n) begin // write reset
                                                                                                      42
        logic full ref, empty ref, almostfull ref, almostempty ref, underflow ref;
                                                                                                                     wr pointer = 0;
                                                                                                      43
        reg [FIFO WIDTH-1:0] mem sb[FIFO DEPTH-1:0];
                                                                                                                     wr_ack_ref = 0;
        parameter max fifo addr = $clog2(FIFO DEPTH);
                                                                                                      44
11
        logic [max_fifo_addr-1:0] wr_pointer = 0;
12
                                                                                                                     count = 0;
                                                                                                      45
        logic [max fifo addr-1:0] rd pointer = 0;
13
                                                                                                                   end else if (~full ref)
                                                                                                      46
        logic [max fifo addr:0] count = 0;
                                                                                                                     if (trans_obj.wr_en) begin
                                                                                                      47
        task check data(input FIFO Transaction trans obj);
15
                                                                                                                       mem sb[wr pointer] = trans obj.data in;
                                                                                                      48
          if (trans obj.data out === data out ref) begin
                                                                                                                      wr_pointer = (wr_pointer + 1);
17
           correct count++;
                                                                                                      49
          end else begin
                                                                                                                       count++;
                                                                                                      50
           error count++;
19
                                                                                                                       wr ack ref = 1;
                                                                                                      51
           $display(
                                                                                                                     end else wr ack ref = 0;
21
                "=======ERROR DETAILS=============
                                                                                                                   if (~trans_obj.rst_n) begin // read reset
                                                                                                      53
           $display("Error at [%0t]", $time());
                                                                                                                     rd pointer = 0;
           $display("rst n = %d", trans obj.rst n);
23
                                                                                                      54
                             = %d", trans obj.wr en);
           $display("wr en
24
                                                                                                                   end else if (~empty ref)
                                                                                                      55
                             = %d", trans obj.rd en);
           $display("rd_en
                                                                                                                     if (trans_obj.rd_en) begin
                                                                                                      56
                               = %4h", trans_obj.data_in);
           $display("data in
                                                                                                                       data out ref = mem sb[rd pointer];
                                                                                                      57
           $display("data out
                               = %4h refrence %4h", trans obj.data out, data out ref);
27
                                                                                                                       rd_pointer = (rd_pointer + 1);
                                                                                                      58
           $display("count sb=%d", count);
           $display("false count=%d", error count);
                                                                                                                       count--:
                                                                                                      59
           $display(
                                                                                                                       wr ack ref = 0;
                                                                                                      60
31
                                                                                                      61
                                                                                                                     end
32
                                                                                                                endtask
                                                                                                      62
          reference model(trans obj);
                                                                                                              endclass
                                                                                                      63
```

endtask

FIFO ASSERTIONS

```
`ifdef SIM
69
     property rst;
       @(posedge clk) ~rst_n |=> (~count && ~rd_ptr && ~wr_ptr);
71
     endproperty
72
                   assert property (rst_) else $error("Reset error");
     assert rst:
73
     cover rst : cover property (rst );
74
75
      property wr ack;
77
       disable iff(!rst n)
78
        @(posedge\ clk)\ (wr\ en\ \&\&\ \sim full)\ |=>\ (wr\ ack);
      endproperty
 80
      assert_wr_ack_: assert property (wr_ack_) else $error("wr_ack error");
      cover wr ack: cover property (wr ack);
83
     property overflow ;
85
      disable iff(!rst n)
86
       @(posedge clk) (wr_en && full) |=> (overflow);
87
     endproperty
     assert overflow: assert property (overflow) else $error("Overflow error");
     cover overflow : cover property (overflow );
```

```
1 property underflow_;
    disable iff(!rst_n)
     @(posedge clk) (rd_en && empty) |=> (underflow);
   assert_underflow_: assert property (underflow_) else $error("Underflow error");
   cover_underflow_: cover property (underflow_);
   property empty_;
     disable iff(!rst n)
     @(posedge clk) (count == 0) |-> (empty);
   endproperty
   assert_empty_: assert property (empty_) else $error("Empty error");
   cover_empty_: cover property (empty_);
   property full;
     disable iff(!rst_n)
     @(posedge clk) (count == FIFO_DEPTH) |-> (full);
   assert_full_: assert property (full_) else $error("Full error");
22 cover_full_: cover property (full_);
25 property almostfull_;
     disable iff(!rst_n)
     @(posedge clk) (count == FIFO_DEPTH-1) |-> (almostfull);
   assert_almostfull_: assert property (almostfull_) else $error("Almostfull error");
30 cover_almostfull_: cover property (almostfull_);
```

FIFO ASSERTIONS

```
property almostempty_;
                                                                                                                           property rd_pointer_rst;
         disable iff(!rst n)
126
                                                                                                                            @(posedge clk) (~rst_n) |=> (rd_ptr == 0);
          @(posedge clk) (count == 1) |-> (almostempty);
                                                                                                                           endproperty
                                                                                                                     158
       endproperty
128
                                                                                                                          assert rd pointer_rst_: assert property (rd_pointer_rst) else $error("Readpointer not reset");
       assert_almostempty_: assert property (almostempty_) else $error("Almostempty error");
                                                                                                                           cover_rd_pointer_rst_: cover property (rd_pointer_rst);
129
       cover_almostempty_: cover property (almostempty_);
131
                                                                                                                           property count rst;
                                                                                                                            @(posedge clk) (~rst_n) |=> (count == 0);
132
       property wr_pointer_0;
133
                                                                                                                          assert_count_rst_: assert property (count_rst) else $error("Count not reset");
cover_count_rst_: cover property (count_rst);
         disable iff(!rst n)
134
         @(posedge clk) (wr_ptr == FIFO_DEPTH-1 && wr_en &&~full) |=> (wr_ptr == 0);
       endproperty
136
                                                                                                                           property wr pointer max;
       assert_wr_pointer_0: assert property (wr_pointer_0) else $error("Writepointer error");
cover_wr_pointer_0: cover property (wr_pointer_0);
137
                                                                                                                             @(posedge clk) wr_ptr < FIFO_DEPTH;
138
                                                                                                                          assert_wr_pointer_max_: assert property (wr_pointer_max) else $error("Writepointer greater than depth");
139
                                                                                                                           cover_wr_pointer_max: cover property (wr_pointer_max);
140
       property rd pointer 0;
141
                                                                                                                           property rd_pointer_max;
142
          disable iff(!rst n)
                                                                                                                     178
                                                                                                                            @(posedge clk) rd ptr < FIFO DEPTH;
          @(posedge clk) (rd_ptr == FIFO_DEPTH-1 && rd_en&&~empty) |=> (rd_ptr == 0);
143
                                                                                                                     179
                                                                                                                           assert_rd_pointer_max_: assert property (rd_pointer_max) else $error("Readpointer greater than depth");
       endproperty
144
                                                                                                                           cover_rd_pointer_max_: cover property (rd_pointer_max);
       assert_rd_pointer_0: assert property (rd_pointer_0) else $error("Readpointer error");
145
       cover_rd_pointer_0: cover property (rd_pointer_0);
146
147
                                                                                                                           property count_max;
                                                                                                                            @(posedge clk) count <= FIFO DEPTH;</pre>
148
       property wr pointer rst;
149
                                                                                                                          assert_count_max_: assert property (count_max) else $error("Count greater than depth");
cover_count_max_: cover property (count_max);
          @(posedge clk) (~rst_n) |=> (wr_ptr == 0);
150
                                                                                                                           `endif
       endproperty
151
       assert_wr_pointer_rst_: assert property (wr_pointer_rst) else $error("Writepointer not reset");
```

cover_wr_pointer_rst_: cover property (wr_pointer_rst);

DO FILE AND FUNCTIONAL COVERAGE RESULTS

```
vlib work
vlog -sv +define+SIM FIFO.sv FIFO_IF.sv FIFO_Trans.sv shared_pkg.sv FIFO_cvg.sv FIFO_sb.sv FIFO_mon.sv FIFO_tb.sv FIFO_TOP.sv +cover -covercells
vsim -voptargs=+acc work.FIFO TOP -cover
add wave sim:/FIFO TOP/FIFO IF obj/*
coverage save FIFO TOP.ucdb -onexit
run -all
                 ____ /cvg_pkg/FIFO_coverage
                                                                                                          100.00%
                   <u>-</u>-<u>J</u> TYPE cvr_gp
                                                                                                          100.00%
                                                                                                                                                    auto(1)
                                                                                         100 100.00...
                        +- CVP cvr_qp::wr_en_cv
                                                                                             100.00...
                                                                                                          100.00%

<u>+</u> ■ CVP cvr_gp::rd_en_cv
                                                                                             100.00...
                                                                                                          100.00%
                        +- CVP cvr_gp::wr_ack_cv
                                                                                             100.00...
                                                                                                          100.00%
                        +- CVP cvr_gp::overflow_cv
                                                                                             100.00...
                                                                                                          100.00%
                        ±- 
CVP cvr_gp::full_cv
                                                                                             100.00...
                                                                                                          100.00%
                                                                                         100

<u>→</u> <u> GVP cvr_gp::empty_cv</u>

                                                                                             100.00...
                                                                                                          100.00%

<u>+</u>- 

☐ CVP cvr_qp::almostfull_cv

                                                                                             100.00...
                                                                                                          100.00%
                                                                                         100
                        - CVP cvr_gp::almostempty_cv
                                                                                             100.00...
                                                                                                          100.00%
                        ±-

_ CVP cvr_gp::underflow_cv
                                                                                         100
                                                                                             100.00...
                                                                                                          100.00%

<u>★</u>- <u>I</u> CROSS cvr_gp::wr_ack_cv_cross
                                                                                             100.00...
                                                                                                          100.00%
                          CROSS cvr_gp::overflow_cv_cross
                                                                                         100
                                                                                             100.00...
                                                                                                          100.00%

<u>+</u>-
<u>I</u> CROSS cvr_gp::full_cv_cross
                                                                                         100
                                                                                             100.00...
                                                                                                          100.00%
                        100 100.00...
                                                                                                          100.00%
                      CROSS cvr_gp::almost_full_cv_cross
                                                                                                           100.00%
                             B) bin <wr_en_0,rd_en_0,almostfull_0>
                                                                                          1 100.00...
                                                                                                              1671
                             B) bin <wr_en_1,rd_en_0,almostfull_0>
                                                                                          1 100.00...
                                                                                                              4077
                                                                                          1 100.00...
                             B) bin <wr_en_0,rd_en_1,almostfull_0>
                                                                                                               752
                             B bin <wr_en_1,rd_en_1,almostfull_0>
                                                                                          1 100.00...
                                                                                                              1801
                             B) bin <wr_en_0,rd_en_0,almostfull_1>
                                                                                          1 100.00...
                                                                                                               359
                             B bin <wr_en_1,rd_en_0,almostfull_1>
                                                                                          1 100.00...
                             B bin <wr_en_0,rd_en_1,almostfull_1>
                                                                                          1 100.00...
                             B bin <wr_en_1,rd_en_1,almostfull_1>
                                                                                          1 100.00...
                                                                                                               350

☐- ☐ CROSS cvr_gp::almostempty_cv_cross

                                                                                         100 100.00...
                                                                                                           100.00%
                             B) bin <wr_en_0,rd_en_0,almostempty_0>
                                                                                          1 100.00...
                                                                                                              1818
                            B bin <wr_en_1,rd_en_0,almostempty_0>
                                                                                          1 100.00...
                                                                                                              4442
                                                                                          1 100.00...
                                                                                                               799
                             B bin <wr_en_0,rd_en_1,almostempty_0>
                             B) bin <wr_en_1,rd_en_1,almostempty_0>
                                                                                          1 100.00...
                                                                                                              1950
                                                                                          1 100.00...
                                                                                                               212
                             B bin <wr_en_0,rd_en_0,almostempty_1>
                             B bin <wr_en_1,rd_en_0,almostempty_1>
                                                                                          1 100.00...
                                                                                          1 100.00...
                                                                                                               101
                             B) bin <wr_en_0,rd_en_1,almostempty_1>
                                                                                          1 100.00...
                            B) bin <wr_en_1,rd_en_1,almostempty_1>
                                                                                                               201

☐-☐ CROSS cvr_gp::underflow_cv_cross

                                                                                         100 100.00...
                                                                                                          100.00%
                             B) bin <wr_en_0,rd_en_0,underflow_0>
                                                                                          1 100.00...
                                                                                                              1974
                             B) bin <wr_en_1,rd_en_0,underflow_0>
                                                                                          1 100.00...
                                                                                                              4797
                             B) bin <wr_en_0,rd_en_1,underflow_0>
                                                                                          1 100.00...
                                                                                                              853
                                                                                          1 100.00...
                                                                                                              2077
                             B) bin <wr_en_1,rd_en_1,underflow_0>
                                                                                          1 100.00...
                             B) bin <wr_en_0,rd_en_0,underflow_1>
                                                                                          1 100.00...
                                                                                                               156
                             B) bin <wr_en_1,rd_en_0,underflow_1>
```

1 100.00...

100.00

B) bin <wr_en_0,rd_en_1,underflow_1>

Di bin dur on 1 rd on 1 underflow 15


ASSERIONS RESULTS

						_									,			
	/FIFO_TOP/DUT/assert_rst		Concurrent	SVA	on		0		1	-	0B	0B	0 ns			assert(@(posedge		
	/FIFO_TOP/DUT/assert_wr_ack_			SVA	on		0		1	-	0B	0B	0 ns	0	off	assert(disable iff (
				SVA	on		0		1	-	0B	0B	0 ns		off	assert(disable iff (•
	<u>+</u> _▲ /FIFO_TOP/DUT/assert_underflow_			SVA	on		0		1	-	0B	0B	0 ns		off	assert(disable iff (•
	<u></u> <u>→</u> /FIFO_TOP/DUT/assert_empty_			SVA	on		0		1	-	0B	0B	0 ns	0	off	assert(disable iff (^		
	/FIFO_TOP/DUT/assert_full_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(disable iff (^		
	/FIFO_TOP/DUT/assert_almostfull_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(disable iff (^		
	/FIFO_TOP/DUT/assert_almostempty_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(disable iff (
	<u>→</u> /FIFO_TOP/DUT/assert_wr_pointer_0_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(disable iff (
	→ /FIFO_TOP/DUT/assert_rd_pointer_0_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(disable iff (
	+		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(@(posedge		
	/FIFO_TOP/DUT/assert_rd_pointer_rst_		Concurrent	SVA				1 - OB		0B	0 ns	0 off assert(@(posedge dk) (~			• •			
	/FIFO_TOP/DUT/assert_count_rst_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(@(posedge		V
	/FIFO_TOP/DUT/assert_wr_pointer_max_		Concurrent	SVA	on		0		1	-	OB	0B	0 ns		off	assert(@(posedge		V
	/FIFO_TOP/DUT/assert_rd_pointer_max_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns		off	assert(@(posedge		V.
	/FIFO_TOP/DUT/assert_count_max_		Concurrent	SVA	on		0		1	-	0B	0B	0 ns	0	off	assert(@(posedge		V.
_	▲ /FIFO_TOP/TEST/#ublk#182146786#6/#ublk#182146786#14/immed15		Immediate	SVA	on		0		1	-	•	•			off	assert (randomize(.))	√
	/FIFO_TOP/DUT/cover_rst_	SVA	✓	Off	485	1 Ur	ıli	1	100%		─		0	0		0 ns	0	
	/FIFO_TOP/DUT/cover_wr_ack_	SVA	1	Off	4813	1 Ur	ıli	1	100%		—		0	0		0 ns	0	
	/FIFO_TOP/DUT/cover_overflow_	SVA	1	Off	1621	1 Ur	nli	1	100%		_		0	0		0 ns	0	
	/FIFO_TOP/DUT/cover_underflow_	SVA		Off	256	1 Ur		1	100%				0	0		0 ns	0	
_	/FIFO_TOP/DUT/cover_empty_	SVA	•	Off	768	1 Ur		1	100%		— "		0	0		0 ns	0	
	/FIFO_TOP/DUT/cover_full_	SVA	•	Off	2372	1 U		1	100%				0	0		0 ns	0	
_								1									0	
	/FIFO_TOP/DUT/cover_almostfull_	SVA	•	Off	1643	1 Ur		1	100%				0	0		0 ns	0	
_	/FIFO_TOP/DUT/cover_almostempty_	SVA	•	Off	983	1 Ur		1	100%		\checkmark		0	0		0 ns	0	
	/FIFO_TOP/DUT/cover_wr_pointer_0_	SVA	✓	Off	417	1 Ur	nli	1	100%		─		0	0		0 ns	0	
	/FIFO_TOP/DUT/cover_rd_pointer_0_	SVA	1	Off	167	1 Ur	ıli	1	100%		■ ✓		0	0		0 ns	0	
<u> </u>	/FIFO_TOP/DUT/cover_wr_pointer_rst_	SVA	1	Off	485	1 Ur	ıli	1	100%				0	0		0 ns	0	
_	/FIFO_TOP/DUT/cover_rd_pointer_rst_	SVA	•	Off	485	1 Ur		1	100%				0	0		0 ns	0	
_	/FIFO_TOP/DUT/cover_count_rst_	SVA	•	Off	485	1 Ur		1	100%				0	0				
_			•										0	0	# (Correct_	count=	
	/FIFO_TOP/DUT/cover_wr_pointer_max_	SVA	•		10035	1 Ur		1	100%				U	U	4 -	arror co	unt-	
	/FIFO_TOP/DUT/cover_rd_pointer_max_	SVA	•		10035	1 Ur		1	100%		\checkmark		0	0	7 5	error_co	unc-	
	/FIFO_TOP/DUT/cover_count_max_	SVA	✓	Off :	10035	1 Ur	nli	1	100%		─		0	0	# 1	** Note:	\$stop	
																	1-0-5	

0 : FIFO_mon.sv(36)

Time: 200700 ns Iteration: 1 Instance: /FIFO_TOP/MON

10035



COVERAGE

```
Statements - by instance (/FIFO_TOP/DUT)
Toggles - by instance (/FIFO_TOP/DUT)
                                                                                                                            Branches - by instance (/FIFO_TOP/DUT)
                                          FIFO.sv
                                              ✓
                                                      28 always @(posedge clk or negedge rst_n) begin
                                                                                                                             FIFO.sv
- | sim:/FIFO_TOP/DUT
                                                      30 wr ptr <= 0;
                                                                                                                                        29 if (!rst_n) begin
       almostempty
                                                      31 overflow <= 0; //since overflow is a seq so reset affects it
                                                                                                                                         33 end else if (wr en && !full) begin
                                                      32 wr ack <= 0; //wr ack should equal zero in reset
                                                                                                                                         37 end else begin

√ almostfull

                                                      34 mem[wr ptr] <= data in;
                                                                                                                                         39 if (full && wr_en) overflow <= 1; //sould be &&
      √ clk
                                                                                                                                         40 else overflow <= 0;
                                                      35 wr ack <= 1;
                                                                                                                                         45 if (!rst n) begin
                                                      36 wr ptr <= wr ptr + 1;
    38 wr_ack <= 0;
                                                                                                                                         48 end else if (rd en && !empty) begin

    data in

                                                                                                                                         51 end else if (empty && rd en) underflow <= 1; //ADDING UNDERFLOW LOGIC IN THE ALWAYS BLOCK
                                                      39 if (full && wr en) overflow <= 1; //sould be &&
                                                                                                                                         52 else underflow <= 0; //ASSERT TO 0 IF NO EMPTY AND NO read_enable
                                                      40 else overflow <= 0;

<u>+</u> ✓ data out

                                                                                                                                        55 if (!rst n) begin
                                                      44 always @(posedge clk or negedge rst n) begin
      empty
                                                                                                                                         57 end else begin
                                                      46 rd ptr <= 0;
                                                                                                                                         58 if (({wr en, rd en} == 2'bl0) && !full) count <= count + 1;
                                                      47 underflow <= 0; //reseting underflow since it is a seg logic
      √ full
                                                                                                                                         59 else if (({wr en, rd en} == 2'b01) && !empty) count <= count - 1;
                                                      49 data out <= mem[rd ptr];
       ✓ overflow
                                                                                                                                         60 else if (({wr_en, rd_en} == 2'bll) && full) count <= count - 1; //error
                                                      50 rd ptr <= rd ptr + 1;
                                                                                                                                         61 else if (({wr en, rd en} == 2'bll) && empty) count <= count + 1; //error
                                                      51 end else if (empty && rd_en) underflow <= 1; //ADDING UNDERFLOW LOGI
      √ rd_en
                                                                                                                                         65 assign full = (count == FIFO DEPTH) ? 1 : 0;
                                                      52 else underflow <= 0; //ASSERT TO 0 IF NO EMPTY AND NO read enable
    66 assign empty = (count == 0) ? 1 : 0;
                                                      54 always @(posedge clk or negedge rst_n) begin
                                                                                                                                         67 assign almostfull = (count == FIFO DEPTH - 1) ? 1 : 0; //count from 1 to 8 so almost full -1
                                                      56 count <= 0;
       🗸 rst n
                                                                                                                                         68 assign almostempty = (count == 1) ? 1 : 0;
                                                      58 if (({wr en, rd en} == 2'bl0) && !full) count <= count + 1;

√ underflow

                                                      59 else if (({wr en, rd en} == 2'b01) && !empty) count <= count - 1;
                                                      60 else if (({wr_en, rd_en} == 2'bll) && full) count <= count - 1; //error
       √ wr_ack
                                                      61 else if (({wr_en, rd_en} == 2'bll) && empty) count <= count + 1; //error
       √ wr en
                                                      65 assign full = (count == FIFO_DEPTH) ? 1 : 0;
```

66 assign empty = (count == 0) ? 1 : 0;

Conditions - by instance (/FIFO_TOP/DUT)

68 assign almostempty = (count == 1) ? 1 : 0;

COVERAGE REPORT ON GITHUB

FIFO.sv 33 end else if (wr_en && !full) begin 48 end else if (rd_en && !empty) begin 51 end else if (empty && rd_en) underflow <= 1; //ADDING UNDERFLOW LOGIC IN THE ALWAYS BLOCK 58 if (({wr_en, rd_en} == 2'bl0) && !full) count <= count + 1; 59 else if (({wr_en, rd_en} == 2'bl1) && !empty) count <= count - 1; 60 else if (({wr_en, rd_en} == 2'bl1) && full) count <= count - 1; //error 61 else if (({wr_en, rd_en} == 2'bl1) && empty) count <= count + 1; //error 65 assign full = (count == FIFO_DEPTH) ? 1 : 0; 66 assign empty = (count == 0) ? 1 : 0; 67 assign almostfull = (count == FIFO_DEPTH - 1) ? 1 : 0; //count from 1 to 8 so almost full -1 68 assign almostempty = (count == 1) ? 1 : 0;

67 assign almostfull = (count == FIFO DEPTH - 1) ? 1 : 0; //count from 1 to 8 so almost full -1

Fauget 2040 Presentation

Thankayou

Address

123 Anywhere St., Any City, ST 12345

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.

Telephone

+123-456-7890

Website

www.reallygreatsite.com