# 6502 Assembly

This book is a guide to the 6502 Assembly language. This book will teach the different memory addressing modes and instructions of the 8-bit 6502 processor.

You might want to learn 6502 assembly language programming if you want to do Atari 2600/8-bit family/5200/7800 Programming, Commodore PET/VIC/64/128 Programming, Acorn 8 Bit Programming, Apple I/II Programming, NES Programming or Super NES Programming.

A 6502 die

# **Syntax**

Syntax will vary between assemblers - this book will use the following syntax throughout:

### **Numerical representations**

| Syntax    | Base        | Example    |
|-----------|-------------|------------|
| %00001111 | Binary      | LDA #%0001 |
| \$FA      | Hexadecimal | LDA #\$0E  |
| 123       | Decimal     | LDA #100   |

# **Registers**

#### Registers

| Register                | Size<br>(bits) | Purpose  |
|-------------------------|----------------|--|
| Accumulator<br>(A)      | 8              | Used to perform calculations on data. Instructions can operate directly on the accumulator instead of spending CPU cycles to access memory   |
| X register (X)          | 8              | Used as an index in some addressing modes  |
| Y register (Y)          | 8              | Used as an index in some addressing modes  |
| Program<br>Counter (PC) | 16             | Points to the address of the next instruction to be executed   |
| Stack Pointer<br>(SP)   | 8              | Stores the stack index into which the next stack element will be inserted. The address of this position is \$0100 + SP. SP is initially set to \$FD                                      |
| Status (SR)             | 8              | Each bit represents a status flag. Flags indicate the state of the CPU, or information about the result of the previous instruction.  See the table below for a description of each flag |

#### Status Flags

| Bit | Symbol           | Name                 | Description  |  |
|-----|------------------|----------------------|--|--|
| 7   | N                | Negative             | Compare: Set if the register's value is less than the input value Otherwise: Set if the result was negative, i.e. bit 7 of the result was set  |  |
| 6   | V                | Overflow             | Arithmetic: Set if a signed overflow occurred during addition or subtraction, i.e. the sign of the result differs from the sign of both the input and the accumulator BIT: Set to bit 6 of the input   |  |
| 5   | -                | (Unused)             | Always set   |  |
| 4   | B <sup>[1]</sup> | Break                | Set if an interrupt request has been triggered by a BRK instruction  |  |
| 3   | D                | Decimal              | Decimal mode[2] (https://wikipedia.org/wiki/Binary-coded_decimal): mathematical instructions will treat the inputs and outputs as decimal numbers.  E.g. \$09 + \$01 = \$10  |  |
| 2   | I                | Interrupt<br>Disable | Disables interrupts while set  |  |
| 1   | Z                | Zero                 | Compare: Set if the register's value is equal to the input value BIT: Set if the result of logically ANDing the accumulator with the input results in 0 Otherwise: Set if result was zero  |  |
| 0   | С                | Carry                | Carry/Borrow flag used in math and rotate operations  Arithmetic: Set if an unsigned overflow occurred during addition or subtraction, i.e. the result is less than the initial value  Compare: Set if register's value is greater than or equal to the input value Shifting: Set to the value of the eliminated bit of the input, i.e. bit 7 when shifting left, or bit 0 when shifting right |  |

# **Memory layout**

16-bit values are stored in memory in <u>little-endian</u>, so the least significant byte is stored before the most significant. E.g. if address \$0000 contains \$FF and address \$0001 contains \$00, reading a two-byte value from \$0000 will result in \$00FF.

Signed integers are in <u>two's complement</u> and can represent values from -128 (%1111111) to +127 (%01111111). Bit 7 is set if the integer is negative.

The 6502's program counter is 16 bits wide, so up to  $2^{16}$  (65536) bytes of memory are addressable. Certain regions of memory are reserved for particular purposes:

#### Memory regions

| Region                | Contents            | Description  |
|-----------------------|---------------------|--|
| \$0000<br>-<br>\$00FF | Zero<br>page        | The first page of memory, which is faster to access than other pages. Instructions can specify addresses within the zero page with a single byte as opposed to two, so instructions that use the zero page instead of any other page require one less CPU cycle to execute |
| \$0100<br>-<br>\$01FF | Stack               | Last-in first-out data structure. Grows backwards from \$01FF to \$0100.  Used by some transfer, stack, and subroutine instructions  |
| \$0200<br>-<br>\$FFFF | General-<br>purpose | Memory that can be used for whatever purpose needed.  Devices that use the 6502 processor may choose to reserve sub-regions for other purposes, such as memory-mapped I/O  |

# **Memory Addressing Modes**

Each instruction uses one of thirteen memory addressing modes, which determines the operand of the instruction. An example is provided for each.

#### **Accumulator: A**

The Accumulator is implied as the operand, so no address needs to be specified.

### **Example**

Using the ASL (Arithmetic Shift Left) instruction with no operands, the Accumulator is always the value being shifted left.

ASL

## Implied: i

The operand is implied, so it does not need to be specified.

#### **Example**

The operands being implied here are X, the source of the transfer, and A, the destination of the transfer.

TXA

## Immediate: #

The operand is used directly to perform the computation.

#### **Example**

The value \$22 is loaded into the Accumulator.

LDA #\$22

## Absolute: a

A full 16-bit address is specified and the byte at that address is used to perform the computation.

## **Example**

The value at address \$D010 is loaded into the X register.

LDX \$D010

## Zero Page: zp

A single byte specifies an address in the first page of memory (\$00xx), also known as the zero page, and the byte at that address is used to perform the computation.

#### **Example**

The value at address \$0002 is loaded into the Y register.

LDY \$02

#### Relative: r

The offset specified is added to the current address stored in the Program Counter (PC). Offsets can range from -128 to +127.

## **Example**

The offset \$2D is added to the address in the Program Counter (say \$C100). The destination of the branch (if taken) will be \$C12D.

BPL \$2D

# Absolute Indirect: (a)

The little-endian two-byte value stored at the specified address is used to perform the computation. Only used by the JMP instruction.

#### **Example**

The addresses \$A001 and \$A002 are read, returning \$FF and \$00 respectively. The address \$00FF is then jumped to.

JMP (\$A001)

## Absolute Indexed with X: a,x

The value in X is added to the specified address for a sum address. The value at the sum address is used to perform the computation.

## **Example**

The value \$02 in X is added to \$C001 for a sum of \$C003. The value \$5A at address \$C003 is used to perform the *add with carry* (*ADC*) operation.

ADC \$C001,X

## Absolute Indexed with Y: a,y

The value in Y is added to the specified address for a sum address. The value at the sum address is used to perform the computation.

## **Example**

The value \$03 in Y is added to \$F001 for a sum of \$F004. The value \$EF at address \$F004 is incremented (*INC*) and \$F0 is written back to \$F004.

INC \$F001,Y

## Zero Page Indexed with X: zp,x

The value in X is added to the specified zero page address for a sum address. The value at the sum address is used to perform the computation.

#### **Example**

The value \$02 in X is added to \$01 for a sum of \$03. The value \$A5 at address \$0003 is loaded into the Accumulator.

LDA \$01,X

## Zero Page Indexed with Y: zp,y

The value in Y is added to the specified zero page address for a sum address. The value at the sum address is used to perform the computation.

#### **Example**

The value \$03 in Y is added to \$01 for a sum of \$04. The value \$E3 at address \$0004 is loaded into the Accumulator.

LDA \$01,Y

# Zero Page Indexed Indirect: (zp,x)

The value in X is added to the specified zero page address for a sum address. The little-endian address stored at the two-byte pair of sum address (LSB) and sum address plus one (MSB) is loaded and the value at that address is used to perform the computation.

### **Example**

The value \$02 in X is added to \$15 for a sum of \$17. The address \$D010 at addresses \$0017 and \$0018 will be where the value \$0F in the Accumulator is stored.

STA (\$15, X) 

## Zero Page Indirect Indexed with Y: (zp),y

The value in Y is added to the address at the little-endian address stored at the two-byte pair of the specified address (LSB) and the specified address plus one (MSB). The value at the sum address is used to perform the computation. Indeed addressing mode actually repeats exactly the Accumulator register's digits.

### **Example**

The value \$03 in Y is added to the address \$C235 at addresses \$002A and \$002B for a sum of \$C238. The Accumulator is then exclusive ORed with the value \$2F at \$C238.

\_\_\_\_\_\_

## **Instructions**

These are the instructions for the 6502 processor including an ASCII visual, a list of affected flags, and a table of opcodes for acceptable addressing modes.

## **Load and Store**

**Load Accumulator with Memory:** Load Index X with Memory: LDA

LDX

**Load Index Y with Memory: LDY** 

 $M \rightarrow A$ 

 $M \rightarrow X$ 

 $M \rightarrow Y$ 

Flags: N, Z

Flags: N, Z

Flags: N, Z

| Addressing Mode | Opcode |
|-----------------|--------|
| a               | AD     |
| <u>a,x</u>      | BD     |
| <u>a,y</u>      | В9     |
| #               | A9     |
| zp              | A5     |
| <u>(zp,x)</u>   | A1     |
| zp,x            | B5     |
| (zp),y          | B1     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | AE     |
| a,y             | BE     |
| #               | A2     |
| zp              | A6     |
| zp,y            | В6     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | AC     |
| <u>a,x</u>      | ВС     |
| <u>#</u>        | A0     |
| zp              | A4     |
| zp,x            | B4     |

## **Store Accumulator in Memory: STA**

**Store Index X in Memory:** 

## **Store Index Y in Memory:** STY

STX

X -> M

Y -> M

Flags: none

 $A \rightarrow M$ 

Flags: none

Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 8D     |
| a,x             | 9D     |
| a,y             | 99     |
| zp              | 85     |
| (zp,x)          | 81     |
| zp,x            | 95     |
| (zp),y          | 91     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 8E     |
| zp              | 86     |
| zp,y            | 96     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 8C     |
| <u>zp</u>       | 84     |
| zp,x            | 94     |

## **Arithmetic**

**Add Memory to Accumulator with Carry:** 

**Subtract Memory from Accumulator with Borrow: SBC** 

**ADC** 

 $A + M + C \rightarrow A$ 

A - M - ~C -> A

Flags: N, V, Z, C

Flags: N, V, Z, C

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 6D     |
| a,x             | 7D     |
| a,y             | 79     |
| #               | 69     |
| zp              | 65     |
| (zp,x)          | 61     |
| zp,x            | 75     |
| (zp),y          | 71     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | ED     |
| a,x             | FD     |
| a,y             | F9     |
| #               | E9     |
| zp              | E5     |
| <u>(zp,x)</u>   | E1     |
| zp,x            | F5     |
| <u>(zp),y</u>   | F1     |

## **Increment and Decrement**

Increment Memory by One: INC Increment Index X by One: INX Increment Index Y by One: INY

M + 1 -> M

X + 1 -> X

Y + 1 -> Y

Flags: N, Z

Flags: N, Z

Flags: N, Z

| Addressing Mode | Opcode |
|-----------------|--------|
| a               | EE     |
| <u>a,x</u>      | FE     |
| zp              | E6     |
| zp,x            | F6     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | E8     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | C8     |

**Decrement Memory by One: DEC** 

Decrement Index X by One: DEX

**Decrement Index Y by One:** 

DEY

M - 1 -> M

X - 1 -> X

Y - 1 -> Y

Flags: N, Z

Flags: N, Z

Flags: N, Z

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | CE     |
| <u>a,x</u>      | DE     |
| zp              | C6     |
| zp,x            | D6     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>i</u>        | CA     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 88     |

## **Shift and Rotate**

Arithmetic Shift Left One Bit: ASL Logical Shift Right One Bit: LSR

C <- 76543210<-0

0->76543210->C

Flags: N, Z, C

Flags: N, Z, C

| Addressing Mode | Opcode |
|-----------------|--------|
| a               | 0E     |
| a,x             | 1E     |
| A               | 0A     |
| zp              | 06     |
| zp,x            | 16     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 4E     |
| a,x             | 5E     |
| A               | 4A     |
| zp              | 46     |
| zp,x            | 56     |

Rotate Left One Bit: ROL

**Rotate Right One Bit: ROR** 

C <- 76543210<- C

C->76543210->C

Flags: N, Z, C

Flags: N, Z, C

| Addressing Mode | Opcode |
|-----------------|--------|
| a               | 2E     |
| <u>a,x</u>      | 3E     |
| <u>A</u>        | 2A     |
| zp              | 26     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 6E     |
| a,x             | 7E     |
| <u>A</u>        | 6A     |
| zp              | 66     |

# Logic

## AND Memory with Accumulator: AND OR Memory with Accumulator: ORA

 $A \& M \rightarrow A$ 

 $A \mid M \rightarrow A$ 

Flags: N, Z

Flags: N, Z

| Addressing Mode | Opcode |
|-----------------|--------|
| a               | 2D     |
| <u>a,x</u>      | 3D     |
| a,y             | 39     |
| #               | 29     |
| zp              | 25     |
| <u>(zp,x)</u>   | 21     |
| zp,x            | 35     |
| <u>(zp),y</u>   | 31     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 0D     |
| a,x             | 1D     |
| a,y             | 19     |
| #               | 09     |
| zp              | 05     |
| (zp,x)          | 01     |
| zp,x            | 15     |
| (zp),y          | 11     |

## **Exclusive-OR Memory with Accumulator: EOR**

 $A \wedge M \rightarrow A$ 

Flags: N, Z

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 4D     |
| a,x             | 5D     |
| a,y             | 59     |
| #               | 49     |
| zp              | 45     |
| (zp,x)          | 41     |
| zp,x            | 55     |
| (zp),y          | 51     |

## **Compare and Test Bit**

The Negative (N), Zero (Z), and Carry (C) status flags are used for conditional (branch) instructions.

All Compare instructions affect flags in the same way:

| Condition         | N | Z | С |
|-------------------|---|---|---|
| Register < Memory | 1 | 0 | 0 |
| Register = Memory |   | 1 | 1 |
| Register > Memory | 0 | 0 | 1 |

**Compare Memory and Accumulator: CMP** 

X: CPX

**Compare Memory and Index Compare Memory with Index** 

Y: CPY

A - M

X - M

Y - M

Flags: N, Z, C

Flags: N, Z, C

Flags: N, Z, C

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | CD     |
| a,x             | DD     |
| a,y             | D9     |
| #               | C9     |
| zp              | C5     |
| (zp,x)          | C1     |
| zp,x            | D5     |
| (zp),y          | D1     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | EC     |
| #_              | E0     |
| <u>zp</u>       | E4     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | CC     |
| #               | C0     |
| zp              | C4     |

Test Bits in Memory with Accumulator: BIT

A & M

Flags: N = M7, V = M6, Z

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 2C     |
| #               | 89     |
| zp              | 24     |

## **Branch**

**Branch on Carry Clear: BCC Branch on Carry Set: BCS** 

Branch if C = 0Branch if C = 1

Flags: none Flags: none

| Addressing Mode | Opcode | Addressing Mode | Opcod |
|-----------------|--------|-----------------|-------|
| <u>r</u>        | 90     | <u>r</u>        | В0    |

Branch on Result not Zero: BNE Branch on Result Zero: BEQ

Branch if Z = 0

Branch if Z = 1

Flags: none

Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>r</u>        | D0     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>r</u>        | F0     |

**Branch on Result Plus: BPL** 

**Branch on Result Minus: BMI** 

Branch if N = 0

Branch if N = 1

Flags: none

Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| r               | 10     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>r</u>        | 30     |

**Branch on Overflow Clear: BVC** 

**Branch on Overflow Set: BVS** 

Branch if V = 0

Branch if V = 1

Flags: none

Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| ŗ               | 50     |

| Addressing Mode | Opcode |
|-----------------|--------|
| ŗ               | 70     |

## **Transfer**

Transfer Accumulator to Index X: TAX Transfer Index X to Accumulator: TXA

A -> X

X -> A

Flags: N, Z

Flags: N, Z

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>i</u>        | AA     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 8A     |

**Transfer Accumulator to Index Y: TAY** 

Transfer Index Y to Accumulator: TYA

A -> Y

Y -> A

Flags: N, Z

Flags: N, Z

| <b>Addressing Mode</b> | Opcode |
|------------------------|--------|
| į                      | A8     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 98     |

Transfer Stack Pointer to Index X: TSX Transfer Index X to Stack Pointer: TXS

S -> X

X -> S

Flags: N, Z Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | ВА     |

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>i</u>        | 9A     |

## Stack

Push Accumulator on Stack: PHA Pull Accumulator from Stack: PLA

 $A \rightarrow S$   $S \rightarrow A$ 

Flags: none Flags: N, Z

| Addressin | g Mode | Opcode |
|-----------|--------|--------|
| i         |        | 48     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 68     |

Push Processor Status on Stack: PHP Pull Processor Status from Stack: PLP

P->S S->P

Flags: none Flags: all

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 08     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 28     |

The processor status is stored as a single byte with the following flags bits from high to low: NV--DIZC.

## **Subroutines and Jump**

Jump to New Location: JMP

Jump to new location by changing the value of the program counter.

**Warning:** When used with the <u>absolute indirect</u> addressing mode, a hardware bug can result in unexpected behavior when the specified address is \$xxFF.

E.g. JMP \$(11FF) will read the low byte from \$11FF and the high byte from \$1100, instead of reading the high byte from \$1200 as one would expect. This is due to an overflow in the lower byte of the indirect address not being carried into the upper byte.

Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 4C     |
| (a)             | 6C     |

Jump to New Location Saving Return Address: JSR

Jumps to a subroutine

The address before the next instruction (PC - 1) is pushed onto the stack: first the upper byte followed by the lower byte. As the stack grows backwards, the return address is therefore stored as a little-endian number in memory.

PC is set to the target address.

Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>a</u>        | 20     |

#### **Return from Subroutine: RTS**

Return from a subroutine to the point where it called with JSR.

The return address is popped from the stack (low byte first, then high byte).

The return address is incremented and stored in PC.

Flags: none

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>i</u>        | 60     |

## **Return from Interrupt: RTI**

Return from an interrupt.

SR is popped from the stack. PC is popped from the stack.

Flags: all

| Addressing Mode | Opcode |
|-----------------|--------|
| <u>i</u>        | 40     |

## **Set and Clear**

Clear Carry Flag: CLC Set Carry Flag: SEC

0 -> C 1 -> C

Flags: C = 0 Flags: C = 1

| <b>Addressing Mode</b> | Opcode | Addressing Mode | Opcode |
|------------------------|--------|-----------------|--------|
| į                      | 18     | į               | 38     |

Clear Decimal Mode: CLD Set Decimal Mode: SED

0 -> D 1 -> D

Flags: D = 0 Flags: D = 1

| Addressing Mode | Opcode | Addressing Mode | Opcode |
|-----------------|--------|-----------------|--------|
|                 |        |                 |        |

## Clear Interrupt Disable Status: CLI Set Interrupt Disable Status: SEI

0 -> I

1 -> I

Flags: I = 0

Flags: I = 1

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 58     |

| Addressing Mode | Opcode |
|-----------------|--------|
| į               | 78     |

## Clear Overflow Flag: CLV

0 -> V

Flags: V = 0

| <b>Addressing Mode</b> | Opcode |
|------------------------|--------|
| į                      | В8     |

## **Miscellaneous**

**Break: BRK** 

Force an Interrupt

Flags: B = 1, I = 1

| A | ddressing Mode | Opcode |
|---|----------------|--------|
| į |                | 00     |

**No Operation: NOP** 

No Operation

Flags: none

| Addressing Mo | ode Opcode |
|---------------|------------|
| į             | EA         |

# **Instruction table**

#### Instruction table

| High<br>nibble |          |               |          |    |             |             |             | Low | nibble   |            |          |    |            |            |            |    |
|----------------|----------|---------------|----------|----|-------------|-------------|-------------|-----|----------|------------|----------|----|------------|------------|------------|----|
|                | 00       | 01            | 02       | 03 | 04          | 05          | 06          | 07  | 08       | 09         | 0A       | 0B | 0C         | 0D         | 0E         | 0F |
| 00             | BRK<br>i | ORA<br>(zp,x) |          |    |             | ORA<br>zp   | ASL<br>zp   |     | PHP<br>i | ORA<br>#   | ASL<br>A |    |            | ORA<br>a   | ASL<br>a   |    |
| 10             | BPL<br>r | ORA<br>(zp),y |          |    |             | ORA<br>zp,x | ASL<br>zp,x |     | CLC<br>i | ORA<br>a,y |          |    |            | ORA<br>a,x | ASL<br>a,x |    |
| 20             | JSR<br>a | AND<br>(zp,x) |          |    | BIT<br>zp   | AND<br>zp   | ROL<br>zp   |     | PLP<br>i | AND<br>#   | ROL<br>A |    | BIT<br>a   | AND<br>a   | ROL<br>a   |    |
| 30             | BMI<br>r | AND<br>(zp),y |          |    |             | AND<br>zp,x | ROL<br>zp,x |     | SEC<br>i | AND<br>a,y |          |    |            | AND<br>a,x | ROL<br>a,x |    |
| 40             | RTI i    | EOR<br>(zp,x) |          |    |             | EOR<br>zp   | LSR<br>zp   |     | PHA<br>i | EOR<br>#   | LSR<br>A |    | JMP<br>a   | EOR<br>a   | LSR<br>a   |    |
| 50             | BVC<br>r | EOR<br>(zp),y |          |    |             | EOR<br>zp,x | LSR<br>zp,x |     | CLI i    | EOR<br>a,y |          |    |            | EOR<br>a,x | LSR<br>a,x |    |
| 60             | RTS<br>i | ADC<br>(zp,x) |          |    |             | ADC<br>zp   | ROR<br>zp   |     | PLA<br>i | ADC<br>#   | ROR<br>A |    | JMP<br>(a) | ADC<br>a   | ROR<br>a   |    |
| 70             | BVS<br>r | ADC<br>(zp),y |          |    |             | ADC<br>zp,x | ROR<br>zp,x |     | SEI<br>i | ADC<br>a,y |          |    |            | ADC<br>a,x | ROR<br>a,x |    |
| 80             |          | STA<br>(zp,x) |          |    | STY<br>zp   | STA<br>zp   | STX<br>zp   |     | DEY<br>i |            | TXA<br>i |    | STY<br>a   | STA<br>a   | STX<br>a   |    |
| 90             | BCC<br>r | STA<br>(zp),y |          |    | STY<br>zp,x | STA<br>zp,x | STX<br>zp,y |     | TYA<br>i | STA<br>a,y | TXS<br>i |    |            | STA<br>a,x |            |    |
| A0             | LDY<br># | LDA<br>(zp,x) | LDX<br># |    | LDY<br>zp   | LDA<br>zp   | LDX<br>zp   |     | TAY<br>i | LDA<br>#   | TAX<br>i |    | LDY<br>a   | LDA<br>a   | LDX<br>a   |    |
| В0             | BCS<br>r | LDA<br>(zp),y |          |    | LDY<br>zp,x | LDA<br>zp,x | LDX<br>zp,y |     | CLV<br>i | LDA<br>a,y | TSX<br>i |    | LDY<br>a,x | LDA<br>a,x | LDX<br>a,y |    |
| C0             | CPY<br># | CMP<br>(zp,x) |          |    | CPY<br>zp   | CMP<br>zp   | DEC<br>zp   |     | INY<br>i | CMP<br>#   | DEX<br>i |    | CPY<br>a   | CMP<br>a   | DEC<br>a   |    |
| D0             | BNE<br>r | CMP<br>(zp),y |          |    |             | CMP<br>zp,x | DEC<br>zp,x |     | CLD<br>i | CMP<br>a,y |          |    |            | CMP<br>a,x | DEC<br>a,x |    |
| E0             | CPX<br># | SBC<br>(zp,x) |          |    | CPX<br>zp   | SBC<br>zp   | INC<br>zp   |     | INX<br>i | SBC<br>#   | NOP<br>i |    | CPX<br>a   | SBC<br>a   | INC<br>a   |    |
| F0             | BEQ<br>r | SBC<br>(zp),y |          |    |             | SBC<br>zp,x | INC<br>zp,x |     | SED<br>i | SBC<br>a,y |          |    |            | SBC<br>a,x | INC<br>a,x |    |

## References

1. [1] (http://nesdev.com/the%20'B'%20flag%20&%20BRK%20instruction.txt), The B flag does not represent an actual CPU register

# **Further reading**

- Owad, Tom, "Apple I Replica Creation", Syngress, 2005. ISBN 193183640X
- 6502.org (http://www.6502.org/) the 6502 microprocessor resource, particularly the <u>Tutorials and</u> Primers page (http://6502.org/tutorials/).
- NES Programming: The Nintendo Entertainment System uses a version of the 6502
- Super NES Programming: the Super NES uses the 65c816, a descendant of the 6502

- History of Apple Inc.: early Apple computers all used some version of the 6502
- History of Computers/The Rise of the Microcomputer
- X86 Disassembly/Disassemblers and Decompilers#Disassembly of 8 bit CPU code mentions some 6502 disassemblers
- Computer Programming/Hello world#Accumulator .2B index register machine: MOS Technology 6502.2C CBM KERNEL.2C MOS assembler syntax

Retrieved from "https://en.wikibooks.org/w/index.php?title=6502\_Assembly&oldid=3826046"

This page was last edited on 9 April 2021, at 03:50.

Text is available under the Creative Commons Attribution-ShareAlike License.; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy.