

Tyler Thompson
An Nguyen

ECE 3570 Lab 4
10-bit Instruction Set Architecture CPU - Pipelined CPU
April 4th, 2018

Critical Path Delay

Fetch/Decode Stage: 7.61ns

Execute/Memory Stage: 13.40ns

Writeback Stage: 4.92ns

Answers to Design Questions


- A. The main registers in the register file were changed to write at the first half of the clock cycle and read at the second half. A module was added in the fetch/decode stage so that branch instructions resolve in the fetch/decode stage.
- B. The pipeline stage with the longest latency is the execute/memory stage with a latency of 13.40ns. Because of this the cycle time and minimum clock period of the CPU is **14ns**.
- C. A module was added in the fetch/decode stage so that branch instructions resolve in the fetch/decode stage instead of the writeback stage. The addition of the forwarding unit allows all instructions to execute without the need of nops.
- D. Program 1 - $(19n^2) - 9$ (Assuming array starts in the worst case of being sorted backwards. I.e. $n = 10$, IC = 1891)

Program 2 - $14 + 4*(X - 1)$ (i.e. X=4, IC = 26)

Program 3 - $10 + 6 * \text{Size Of Array}$ (i.e. Array Size = 10, IC = 70)

- E. Pipelined Clock Cycle Time = 14ns
Non-Pipelined Clock Cycle Time = 18ns
Speedup = 1.29


Memory Allocation



Instruction Formats

R	opcode	rs	rt	rd	0
I	opcode	rs	rt	immediate	0
J	opcode	address		function code	0

Addressing Modes



Registers		
Name	Number	Use
\$Zero	0	The constant 0
\$t0	1	Temporary
\$t1	2	Temporary
\$s0	3	Saved Temporary
\$sp	4	Stack Pointer
\$a0	5	Argument
\$v0	6	Function Return
\$ra	7	Return Address


Notes

- Jump instructions can only jump 32 instructions at a time
- beq instruction only goes forward, min 1, max 7
- I type instruction immediate has max of 3 and min of -3
- \$rs and \$rt can only access registers 0 to 3. \$rd can access all 8
- Load value from registers 4 to 7: add \$rs, \$rt, \$rd -> \$rs = \$rt + \$rd
- Store value into registers 4 to 7: sll \$rd, \$rs, \$zero -> \$rd = \$rs << 0

10-Bit ISA Instruction Reference Sheet

Instructions						
Name	Description	Format	RTL	Syntax	OP Code (hex)	Function Code (hex)
add	Add two values in registers together	R	if MEM[PC] == ADD rs rt rd [rs] <= [rt] + [rd] PC <= PC + 1	add \$rs, \$rt, \$rd	0x0	
addi	Add a 3-bit signed constant to a value in a register	I	if MEM[PC] == ADDI rs rt imm [rs] <= [rt] + sign-ext(imm) PC <= PC + 1	addi \$rs, \$rt, imm	0x4	
tcp	Take the two's complement of a value in a register Imm value should be set to 100 (-0) to differentiate from addi	I	if MEM[PC] == TCP rs rt [rs] <= ~[rt] + 1 PC <= PC + 1	tcp \$rs, \$rt	0x4	
sw	Store a word in memory	I	if MEM[PC] == SW rt offset(base) address = sign-extend(offset) + [base] MEM[address] <= [rt] PC <= PC + 1	sw \$rt, M(\$rs)	0x5	
lw	Load a word from memory	I	if MEM[PC] == LW rt offset(base) address = sign-extend(offset) + [base] [rt] <= MEM[address] PC <= PC + 1	lw \$rs, M(\$rt)	0x6	
sll	Shift left logical	R	if MEM[PC] == SLL rd rs rt [rd] <= [rs] << [rt] PC = PC + 1	sll \$rd, \$rs, \$rt	0x1	
cmp	Compare	R	if MEM[PC] == CMP rd rs rt [rd] <= [rs] < [rt] - 1 [rd] <= [rs] == [rt] - 0 [rd] <= [rs] > [rt] - 2 PC = PC + 1	cmp \$rd, \$rs, \$rt	0x2	
beq	Branch equal	R	if MEM[PC] == BEQ rd rs rt if [rs] == [rt] PC <= PC + 4 + [rd]	beq \$rd, \$rs, \$rt	0x3	
jal	Jump and link	J	if MEM[PC] == JAL address [ra] <= PC + 1 PC <= PC + address	jal Label	0x7	0x2
j	Jump	J	if MEM[PC] == J address PC <= PC + address	j Label	0x7	0x1
jr	Jump Register	J	if MEM[PC] == JR \$reg PC <= \$reg	jr \$reg	0x7	0x0
halt	Halt the machine	J	if MEM[PC] == HALT PC <= 0x0	halt	0x7	0x3

10-Bit Instruction Set Architecture
Datapath Schematic



```

; Tyler Thompson
; ECE3570 Lab3b
; mem[0] = arraysize -3
; mem[1] = array address
; mem[2] = i
; mem[3] = j
; mem[4] = 11

sw $zero, 3($zero)
lw $t0, 2($zero) // t0 = i
lw $t1, 0($zero) // t1 = n-3
addi $t1, $t1, 1 // t1 = n-2
cmp $s0, $t0, $t1 // i > n - 2 => 2
addi $t0, $t0, 1 // i++
sw $t0, 2($zero) // store i
addi $t0, $zero, 2
beq $s0, $t0, -2
j 2
halt

lw $t0, 3($zero) // t0 = j
lw $s0, 1($zero) // s0 = v
add $s0, $s0, $t0 // s0 = addr v[j]
lw $t1, 0($s0) // t1 = v[j]
lw $s0, 1($s0) // s0 = v[j + 1]
cmp $t0, $t1, $s0 // v[j] > v[j+1] => 2
addi $s0, $zero, 2 // s0 = 2
beq $s0, $t0, -2
j 8

lw $t0, 3($zero) // t0 = j
lw $s0, 1($zero) // s0 = v
add $s0, $s0, $t0 // s0 = addr v[j]
lw $t1, 0($s0) // t1 = v[j]
lw $t0, 1($s0) // s0 = v[j + 1]
sw $t1, 1($s0) // v[j+1] = v[j]
sw $t0, 0($s0) // v[j] = v[j+1]

lw $t0, 3($zero) // t0 = j
lw $t1, 0($zero) // t1 = n-3
cmp $s0, $t0, $t1 // i > n - 2 => 2
addi $t0, $t0, 1 // j++
sw $t0, 3($zero) // store j
addi $t0, $zero, 2
beq $s0, $t0, 0
addi $t0, $zero, 3
lw $t1, 1($t0) // t1 = 10
jr $t1 // j l2
jr $zero // j l1

```

```

; Tyler Thompson
; ECE3570 Lab3b
; 3/13/2018
; Program 2 re-written for Lab3b
; F = ( X*Y ) - 4
; Assume X is in address 0 of data memory
; Assume Y is in address 1 of data memory
; F will be placed in $v0 at the end of the program

```




1101000000	lw \$t1, 0(\$zero)	; \$t1=x
0011000101	sll \$a0, \$t1, \$zero	; store original x in \$a0
0101000001	cmp \$t0, \$t1, \$zero	; test if x is negative
1001100010	addi \$s0, \$zero, 2	
0111101110	beq \$s0, \$t0, -2	; if x is negative
1001010100	tcp, \$t1, \$t1	; make x positive
1001010111	addi \$t1, \$t1, -1	; x--
1101100001	lw \$s0, 1(\$zero)	; \$s0=y
00000111000	add \$t0, \$s0, \$zer0	; \$t0=4
0111000000	beq \$t1, \$zer0, 0	; if x==0, pc=pc+4
00001111001	add \$s0, \$s0, \$t0	; y=y+4
1001010111	addi \$t1, \$t1, -1	; x--
1111110101	j -3	; pc=pc-3
0001000101	add \$t1, \$zero, \$a0	; load original x
0101000010	cmp \$t1, \$t1, \$zer0	
1000100010	addi \$t0, \$zero, 1	
0110110110	beq \$t0, \$t1, -2	; if x is pos, pc=pc+2
1001111100	tcp \$s0, \$s0	; two comp of y
1001111110	addi \$s0, \$s0, -2	
1001111110	addi \$s0, \$s0, -2	; y=y-4
0011100110	sll \$v0, \$s0, \$zero	; f=(x*y)-4
1110000011	halt	



```
; Tyler Thompson
; ECE3570 Lab3b
; 3/13/2018
; Program 3 re-written for Lab3b
; assume data memory address 0 point to base address of A
; assume data memory address 1 point to base address of new_A
; The number 10 is returned in $v0 at the end of the program



1100100000      lw $t0, 0($zero) ;t0 = A address
1101000001      lw $t1, 1($zero) ;t1 = new_A address


1101101000      lw $s0, 0($t0) ;load A[i]
0111100001      beq $s0 $zero, 1 ;branch to finish if array reaches end
1011011000      sw $s0, 0($t1) ;store new_A[i]
1000101001      addi $t0, $t0, 1 ;increment pointers
1001010001      addi $t1, $t1, 1
1111101101      j -5

1000100011      addi $t0, $zero, 3
1000101011      addi $t0, $t0, 3
1000101011      addi $t0, $t0, 3
1000101001      addi $t0, $t0, 1 ;t0 = 10
0010100110      sll $v0, $t0, $zero ;v0 = 10
1110000011      halt
```














Fetch Decode




E/M




E/M



WriteBack



Forwarding Unit Test



Program 1 10 Numbers

Name	Value	200 us	400 us	600 us	800 us	1,000 us	1,200 us	1,400 us	1,600 us	1,800 us	2,000 us	2,200 us	2,400 us
> [108][9:0]	265	1											
> [107][9:0]	264	2	1										
> [106][9:0]	263	3	2	1									
> [105][9:0]	262	4	3	2	1								
> [104][9:0]	261	5	4	3	2	1							
> [103][9:0]	260	6	5	4	3	2	1						
> [102][9:0]	259	7	6	5	4	3	2	1					
> [101][9:0]	258	8	7	6	5	4	3	2	1				
> [100][9:0]	257	9	8	7	6	5	4	3	2	1			
> [99][9:0]	74	10	9	8	7	6	5	4	3	2	1		
> [98][9:0]	41	1	10	9	8	7	6	5	4	3	2	1	
> [97][9:0]	40	2	1	10	9	8	7	6	5	4	3	2	1
> [96][9:0]	39	3	2	1	10	9	8	7	6	5	4	3	2
> [95][9:0]	38	4	3	2	1	10	9	8	7	6	5	4	3
> [94][9:0]	37	5	4	3	2	1	10	9	8	7	6	5	4
> [93][9:0]	36	6	5	4	3	2	1	10	9	8	7	6	5
> [92][9:0]	35	7	6	5	4	3	2	1	10	9	8	7	6
> [91][9:0]	34	8	7	6	5	4	3	2	1	10	9	8	7
> [90][9:0]	33	9	8	7	6	5	4	3	2	1	10	9	8
> [89][9:0]	10	10	9	8	7	6	5	4	3	2	1	10	9
> [88][9:0]	10	1	10	9	8	7	6	5	4	3	2	1	10
> [87][9:0]	10	2	1	10	9	8	7	6	5	4	3	2	1
> [86][9:0]	10	3	2	1	10	9	8	7	6	5	4	3	2
> [85][9:0]	10	4	3	2	1	10	9	8	7	6	5	4	3
> [84][9:0]	10	5	4	3	2	1	10	9	8	7	6	5	4
> [83][9:0]	10	6	5	4	3	2	1	10	9	8	7	6	5
> [82][9:0]	1	7	6	5	4	3	2	1	10	9	8	7	6
> [81][9:0]	2	8	7	6	5	4	3	2	1	10	9	8	7

Program 1 100 Numbers


Detailed description of the timing diagram:

- Registers:** reg_source_1_addr, reg_source_2_addr, reg_source_1_data, reg_source_2_data, reg_dest_addr, execute_result, alu_source_warded, alu_source_warde, read_data_2_warded, read_data_2, read_data_2_fd, read_data_2_em.
- Pipe Registers:** Pipe Reg 1, Pipe Reg 2.
- Control Unit:** brach_control, clk, reset, write_en.
- Memory:** Dim[37:0], Dim[13:0].


The diagram shows the following key events:

- At 130 ns: reg_source_1_data is 000, reg_dest_addr is 001, execute_result is 00000000, alu_source_warded is 00000000, alu_source_warde is 00000000, read_data_2_warded is 00000000, read_data_2 is 00000000, read_data_2_fd is 00000000, read_data_2_em is 00000000.
- At 140 ns: reg_source_1_data becomes 001, reg_dest_addr becomes 010, execute_result becomes 00000001, alu_source_warded becomes 00000001, alu_source_warde becomes 00000001, read_data_2_warded becomes 00000001, read_data_2 becomes 00000001, read_data_2_fd becomes 00000001, read_data_2_em becomes 00000001.
- At 150 ns: reg_source_1_data becomes 010, reg_dest_addr becomes 001, execute_result becomes 00000000, alu_source_warded becomes 00000000, alu_source_warde becomes 00000000, read_data_2_warded becomes 00000000, read_data_2 becomes 00000000, read_data_2_fd becomes 00000000, read_data_2_em becomes 00000000.
- At 160 ns: reg_source_1_data becomes 000, reg_dest_addr becomes 001, execute_result becomes 00000001, alu_source_warded becomes 00000001, alu_source_warde becomes 00000001, read_data_2_warded becomes 00000001, read_data_2 becomes 00000001, read_data_2_fd becomes 00000001, read_data_2_em becomes 00000001.
- At 170 ns: reg_source_1_data becomes 001, reg_dest_addr becomes 010, execute_result becomes 00000000, alu_source_warded becomes 00000000, alu_source_warde becomes 00000000, read_data_2_warded becomes 00000000, read_data_2 becomes 00000000, read_data_2_fd becomes 00000000, read_data_2_em becomes 00000000.
- At 180 ns: reg_source_1_data becomes 010, reg_dest_addr becomes 001, execute_result becomes 00000001, alu_source_warded becomes 00000001, alu_source_warde becomes 00000001, read_data_2_warded becomes 00000001, read_data_2 becomes 00000001, read_data_2_fd becomes 00000001, read_data_2_em becomes 00000001.
- At 190 ns: reg_source_1_data becomes 000, reg_dest_addr becomes 001, execute_result becomes 00000000, alu_source_warded becomes 00000000, alu_source_warde becomes 00000000, read_data_2_warded becomes 00000000, read_data_2 becomes 00000000, read_data_2_fd becomes 00000000, read_data_2_em becomes 00000000.
- At 200 ns: reg_source_1_data becomes 001, reg_dest_addr becomes 010, execute_result becomes 00000001, alu_source_warded becomes 00000001, alu_source_warde becomes 00000001, read_data_2_warded becomes 00000001, read_data_2 becomes 00000001, read_data_2_fd becomes 00000001, read_data_2_em becomes 00000001.
- At 210 ns: reg_source_1_data becomes 010, reg_dest_addr becomes 001, execute_result becomes 00000000, alu_source_warded becomes 00000000, alu_source_warde becomes 00000000, read_data_2_warded becomes 00000000, read_data_2 becomes 00000000, read_data_2_fd becomes 00000000, read_data_2_em becomes 00000000.
- At 220 ns: reg_source_1_data becomes 000, reg_dest_addr becomes 001, execute_result becomes 00000001, alu_source_warded becomes 00000001, alu_source_warde becomes 00000001, read_data_2_warded becomes 00000001, read_data_2 becomes 00000001, read_data_2_fd becomes 00000001, read_data_2_em becomes 00000001.
- At 230 ns: reg_source_1_data becomes 001, reg_dest_addr becomes 010, execute_result becomes 00000000, alu_source_warded becomes 00000000, alu_source_warde becomes 00000000, read_data_2_warded becomes 00000000, read_data_2 becomes 00000000, read_data_2_fd becomes 00000000, read_data_2_em becomes 00000000.

Program 1 Forwarding Unit and Pipe Reg Steps 1-4



Program 1 Steps 35,36 -> 11, 12 Forwarding Unit and Pipe Reg




Program 2 8 * 4

Name	Value	820 ns	830 ns	840 ns	850 ns	860 ns	870 ns	880 ns	890 ns	900 ns	910 ns	920 ns	930 ns
> # write_data[9:0]	360	000	000	002						340			
\ ALU													
> # a[9:0]	-34	0	X	2		X							
> # b[9:0]	-2			2		X							
> # f[9:0]	-36		X	0		X							
\ PipeReg2													
> # Dout13:0	11111011	10000000010010	X	10000000010001		X		0000000000110			111101111011		
\ PipeReg1													
> # Dout37:0	11111000	1000000000000000	X	0000000001000000000000000000100111000		X	11111000011111110111000000001100			11111100001111111101110000000000			
\ ForwardingUnit													
\ enable	1												
\ reg_source_1_addr[fd2:0]	011	001	X										
\ reg_source_2_addr[fd1:00]	00												
\ alu_source_1_data[fd9:0]	111110000	1111110000	X			1111100000							
\ alu_source_2_data[fd9:0]	000000000	000000000	X			1111111110							
\ reg_dest_addr[em7:0]	011	001		110		X							
\ execute_result[em9:0]	111011110	000000000	X			1111011110							
\ alu_source_warde[fd9:0]	111101110	000000000	X	111100000		X	1111011110						
\ alu_source_warded[fd9:0]	000000000	000000000	X			1111111110							
\ read_data_2_warde[fd9:0]	000000000	000000000	X			1111100000							
\ read_data_2[fd9:0]	000000000	000000000	X			1111100000							
\ read_data_2_em[fd9:0]	111101110	000000000	X			1111011110							
\ read_data_2_em[fd9:0]	111101110	000000000	X			1111011110							
\ ControlUnit													
> # alu_source2_out[9:0]	000000000	000000000	X			1111111110							
> # brach_control[9:0]	111111111	000000000	X			1111111111							


Program 2 4 * -8

Name	Value	820 ns	830 ns	840 ns	850 ns	860 ns	870 ns	880 ns	890 ns	900 ns	910 ns	920 ns	930 ns
> # write_data[9:0]	360	000	000	002						340			
\ ALU													
> # a[9:0]	-34	0	X	2		X							
> # b[9:0]	-2			2		X							
> # f[9:0]	-36		X	0		X							
\ PipeReg2													
> # Dout13:0	11111011	10000000010010	X	10000000010001		X		0000000000110			111101111011		
\ PipeReg1													
> # Dout37:0	11111000	1000000000000000	X	0000000001000000000000000000100111000		X	11111000011111110111000000001100			11111100001111111101110000000000			
\ ForwardingUnit													
\ enable	1												
\ reg_source_1_addr[fd2:0]	011	001	X										
\ reg_source_2_addr[fd1:00]	00												
\ alu_source_1_data[fd9:0]	111110000	1111110000	X			1111100000							
\ alu_source_2_data[fd9:0]	000000000	000000000	X			1111111110							
\ reg_dest_addr[em7:0]	011	001		110		X							
\ execute_result[em9:0]	111011110	000000000	X			1111011110							
\ alu_source_warde[fd9:0]	111101110	000000000	X	111100000		X	1111011110						
\ alu_source_warded[fd9:0]	000000000	000000000	X			1111111110							
\ read_data_2_warde[fd9:0]	000000000	000000000	X			1111100000							
\ read_data_2[fd9:0]	000000000	000000000	X			1111100000							
\ read_data_2_em[fd9:0]	111101110	000000000	X			1111011110							
\ read_data_2_em[fd9:0]	111101110	000000000	X			1111011110							
\ ControlUnit													
> # alu_source2_out[9:0]	000000000	000000000	X			1111111110							
> # brach_control[9:0]	111111111	000000000	X			1111111111							


Program 2 Forwarding Unit and Pipe Regs 8 *4




Program 3 Memory




Program 3 Forwarding Unit and Pipe Regs




Program 1 (100 Numbers) Pt 1




Program 1 (100 Numbers) Pt 2



Program 2 (4*-8 -4) Pt 1



Program 2 (4*-8 -4) Pt 2



Program 3 Pt 1



Program 3 Pt 2

The timing diagram displays the evolution of various signals over time, from 820 ns to 930 ns. The y-axis lists the names of the signals, and the x-axis shows the time in nanoseconds.

- Memory Signals:**
 - `mem_wdata[32]`: Value 0x00 at 820 ns, changes to 0x360 at 825 ns, and to 0x000 at 830 ns.
 - `mem_waddr[10]`: Value 0x00 at 820 ns, changes to 0x002 at 825 ns, and to 0x000 at 830 ns.
 - `mem_wctrl[1]`: Value 0x00 at 820 ns, changes to 0x001 at 825 ns, and to 0x000 at 830 ns.
 - `mem_rdata[32]`: Value 0x00 at 820 ns, changes to 0x000 at 825 ns, and to 0x000 at 830 ns.
- ALU Signals:**
 - `alu_a[9:0]`: Value -34 at 820 ns, changes to -2 at 825 ns, and to 2 at 830 ns.
 - `alu_b[9:0]`: Value -2 at 820 ns, changes to 0 at 825 ns, and to 2 at 830 ns.
 - `alu_c[9:0]`: Value -36 at 820 ns, changes to -34 at 825 ns, and to -32 at 830 ns.
- PipeReg2:**
 - `Dout[13:0]`: Value 11111011 at 820 ns, changes to 10000000100101 at 825 ns, and to 1000000000110 at 830 ns.
- PipeReg1:**
 - `Dout[37:0]`: Value 11111100 at 820 ns, changes to 10000000000000 at 825 ns, and to 0000000001100 at 830 ns.
- ForwardingUnit:**
 - `enable`: Value 1 at 820 ns.
 - `reg_source_1_addr_id[2:0]`: Value 011 at 820 ns, changes to 010 at 825 ns, and to 101 at 830 ns.
 - `reg_source_2_addr_id[1:0]`: Value 00 at 820 ns, changes to 11 at 825 ns, and to 11 at 830 ns.
 - `alu_source_1_data_id[9:0]`: Value 111111000 at 820 ns, changes to 000000010 at 825 ns, and to 11111100000 at 830 ns.
 - `alu_source_2_data_id[9:0]`: Value 000000000 at 820 ns, changes to 111111110 at 825 ns, and to 1111111110 at 830 ns.
 - `reg_dest_addr_id[2:0]`: Value 011 at 820 ns, changes to 011 at 825 ns, and to 110 at 830 ns.
 - `execute_result_en[9:0]`: Value 1111011110 at 820 ns, changes to 0000000000 at 825 ns, and to 11110111110 at 830 ns.
 - `alu_source_..._warded[9:0]`: Value 1111011110 at 820 ns, changes to 0000000000 at 825 ns, and to 11110111110 at 830 ns.
 - `alu_source_..._warded[9:0]`: Value 000000000 at 820 ns, changes to 1111000000 at 825 ns, and to 1111100000 at 830 ns.
 - `read_data_2[16:0]`: Value 000000000 at 820 ns, changes to 1111100000 at 825 ns, and to 1111110000 at 830 ns.
 - `read_data_2_id[9:0]`: Value 000000000 at 820 ns, changes to 1111111110 at 825 ns, and to 0000000000 at 830 ns.
 - `read_data_2_em[9:0]`: Value 1111011110 at 820 ns, changes to 0000000000 at 825 ns, and to 1111111111 at 830 ns.
- ControlUnit:**
 - `alu_source_2_out[9:0]`: Value 000000000 at 820 ns, changes to 1111111110 at 825 ns, and to 0000000000 at 830 ns.
 - `brach_control[9:0]`: Value 111111111 at 820 ns, changes to 000000000 at 825 ns, and to 111111111 at 830 ns.