11/20/21, 1:22 PM Intel 8080 OPCODES

## **Intel 8080 instruction set**

	х0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xΑ	хB	хC	хD	хE
	NOP	LXI B,d16	STAX B	INX B	INR B	DCR B	MVI B,d8	RLC	*NOP	DAD B	LDAX B	DCX B	INR C	DCR C	MVI C,
0x	1 4	3 10	1 7	1 5	1 5	1 5	2 7	1 4	1 4	1 10	1 7	1 5	1 5	1 5	2 7
					SZAP-	SZAP-		C		C			SZAP-	SZAP-	
	*NOP	LXI D,d16	STAX D	INX D	INR D	DCR D	MVI D,d8	RAL	*NOP	DAD D	LDAX D	DCX D	INR E	DCR E	MVI E,
1x	1 4	3 10	1 7	1 5	1 5	1 5	2 7	1 4	1 4	1 10	1 7	1 5	1 5	1 5	2 7
					SZAP-	SZAP-		C		C			SZAP-	SZAP-	
	*NOP	LXI H,d16	SHLD a16	INX H	INR H	DCR H	MVI H,d8	DAA	*NOP	DAD H	LHLD a16	DCX H	INR L	DCR L	MVI L,
2x	1 4	3 10	3 16	1 5	1 5	1 5	2 7	1 4	1 4	1 10	3 16	1 5	1 5	1 5	2 7
					SZAP-	SZAP-		SZAPC		C			SZAP-	SZAP-	
2	*NOP	LXI SP,d16	STA a16	INX SP	INR M	DCR M	MVI M,d8	STC	*NOP	DAD SP	LDA a16	DCX SP	INR A	DCR A	MVI A,
3x	1 4	3 10	3 13	1 5	1 10	1 10	2 10	1 4 C	1 4	1 10	3 13	1 5	1 5	1 5	2 7
-	MOV B,B	MOV B,C	MOV B,D	MOV B,E	SZAP - MOV B,H	SZAP - MOV B,L	MOV B,M	MOV B,A	MOV C,B	MOV C,C	MOV C,D	MOV C,E	SZAP - MOV C,H	SZAP - MOV C,L	MOV C,
4x	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 5	1 7
48	1 5						/		1 5	1 5					
	MOV D,B	MOV D,C	MOV D,D	MOV D,E	MOV D,H	MOV D,L	MOV D,M	MOV D,A	MOV E,B	MOV E,C	MOV E,D	MOV E,E	MOV E,H	MOV E,L	MOV E,
5x	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 5	1 7
	MOV H,B	MOV H,C	MOV H,D	MOV H,E	MOV H,H	MOV H,L	MOV H,M	MOV H,A	MOV L,B	MOV L,C	MOV L,D	MOV L,E	MOV L,H	MOV L,L	MOV L,
6x	1 5	1 5	1 5	1 5	1 5	1 5	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 5	1 7
	MOV M,B	MOV M,C	MOV M,D	MOV M,E	MOV M,H	MOV M,L	HLT	MOV M,A	MOV A,B	MOV A,C	MOV A,D	MOV A,E	MOV A,H	MOV A,L	MOV A,
7x	1 7	1 7	1 7	1 7	1 7	1 7	1 7	1 7	1 5	1 5	1 5	1 5	1 5	1 5	1 7
	ADD B	ADD C	ADD D	ADD E	ADD H	ADD L	ADD M	ADD A	ADC B	ADC C	ADC D	ADC E	ADC H	ADC L	ADC M
8x	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4	1 4	1 4	1 4	1 4	1 4	1 4	1 7
	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAP
9x	SUB B 1 4	SUB C 1 4	SUB D 1 4	SUB E 1 4	SUB H 1 4	SUB L 1 4	SUB M 1 7	SUB A 1 4	SBB B 1 4	SBB C 1 4	SBB D 1 4	SBB E 1 4	SBB H 1 4	SBB L 1 4	SBB M 1 7
3.	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAP
-	ANA B	ANA C	ANA D	ANA E	ANA H	ANA L	ANA M	ANA A	XRA B	XRA C	XRA D	XRA E	XRA H	XRA L	XRA M
Ax	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4	1 4	1 4	1 4	1 4	1 4	1 4	1 7
,	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAP
	ORA B	ORA C	ORA D	ORA E	ORA H	ORA L	ORA M	ORA A	CMP B	CMP C	CMP D	CMP E	CMP H	CMP L	CMP M
Bx	1 4	1 4	1 4	1 4	1 4	1 4	1 7	1 4	1 4	1 4	1 4	1 4	1 4	1 4	1 7
	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAPC	SZAP
	RNZ	POP B	JNZ a16	JMP a16	CNZ a16	PUSH B	ADI d8	RST 0	RZ	RET	JZ a16	*JMP a16	CZ a16	CALL a16	ACI da
Cx	1 11/5	1 10	3 10	3 10	3 17/11	1 11	2 7	1 11	1 11/5	1 10	3 10	3 10	3 17/11	3 17	2 7
							SZAPC								SZAP
	RNC	POP D	JNC a16	OUT d8	CNC a16	PUSH D	SUI d8	RST 2	RC	*RET	JC a16	IN d8	CC a16	*CALL a16	SBI d
Dx	1 11/5	1 10	3 10	2 10	3 17/11	1 11	2 7	1 11	1 11/5	1 10	3 10	2 10	3 17/11	3 17	2 7
<u> </u>							SZAPC								SZAP
l	RPO	POP H	JPO a16	XTHL	CPO a16	PUSH H	ANI d8	RST 4	RPE	PCHL	JPE a16	XCHG	CPE a16	*CALL a16	XRI di
Ex	1 11/5	1 10	3 10	1 18	3 17/11	1 11	2 7 S Z A P C	1 11	1 11/5	1 5	3 10	1 5	3 17/11	3 17	2 7 S Z A P
$\vdash$	RP	POP PSW	JP a16	DI	CP a16	PUSH PSW	ORI d8	RST 6	RM	SPHL	JM a16	EI	CM a16	*CALL a16	CPI di
Fx	1 11/5	1 10	3 10	1 4	3 17/11	1 11	2 7	1 11	1 11/5	1 5	JM a16 3 10	1 4	3 17/11	*CALL a16	2 7
l rx	1 11/5	SZAPC	3 10	1 4	3 1//11	1 11	SZAPC	1 11	1 11/3	1 3	2 10	1 4	3 1//11	3 1/	SZAP
		JAPL					JAPL								JZAP

Misc/control instructions Jumps/calls 8bit load/store/move instructions 16bit load/store/move instructions 8bit arithmetic/logical instructions 16bit arithmetic/logical instructions

← Instruction mnemonic ← Duration in cycles ← Flags affected

Duration of conditional calls and returns is different when or not. This is indicated by two numbers separated by "/". number (on the left side of "/") means duration of instruct is taken, the lower number (on the right side of "/") means instruction when action is not taken.

All instructions marked by "\*" are only alternative opcodes instructions. Those alternative opcodes should not be used.

## Registers

15 8	7 0	
A (accumulator)	F (flags)	$\leftarrow PSW$
В	С	<b>←</b> B
D	Е	← D
Н	L	$\leftarrow$ H

15 0
SP (stack pointer)
PC (program counter)

## Flag register (F) bits:

7	6	5	4	3	2	1	0
S	Z	0	A	0	P	1	С

- S Sign Flag
- Z Zero Flag
- 0 Not used, always zero
- A also called AC, Auxiliary Carry Flag
- 0 Not used, always zero
- P Parity Flag
- 1 Not used, always one
- C Carry Flag