

OptiMOS™3 Power-Transistor

Features

- Fast switching MOSFET for SMPS
- Optimized technology for DC/DC converters
- Qualified according to JEDEC¹⁾ for target applications
- N-channel; Logic level
- Excellent gate charge x R_{DS(on)} product (FOM)
- Very low on-resistance R_{DS(on)}
- Superior thermal resistance
- 100% Avalanche tested
- Pb-free plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

Туре	Package	Marking
BSC093N04LS G	PG-TDSON-8	093N04LS

Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	ID	V _{GS} =10 V, T _C =25 °C	49	А
		V _{GS} =10 V, T _C =100 °C	31	
		V _{GS} =4.5 V, T _C =25 °C	40	
		V _{GS} =4.5 V, T _C =100 °C	26	
		$V_{\rm GS}$ =10 V, $T_{\rm A}$ =25 °C, $R_{\rm thJA}$ =50 K/W ²⁾	13	
Pulsed drain current ³⁾	I _{D,pulse}	T _C =25 °C	196	1
Avalanche current, single pulse ⁴⁾	IAS	T _C =25 °C	40	
Avalanche energy, single pulse	E _{AS}	$I_{\rm D}$ =40 A, $R_{\rm GS}$ =25 Ω	10	mJ
Gate source voltage	V_{GS}		±20	V

¹⁾ J-STD20 and JESD22

Product Summary

$V_{ m DS}$	40	V
$R_{\mathrm{DS(on),max}}$	9.3	mΩ
I _D	49	А

PG-TDSON-8











Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Power dissipation	P_{tot}	T _C =25 °C	35	W
		T _A =25 °C, R _{thJA} =50 K/W ²⁾	2.5	
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
IEC climatic category; DIN IEC 68-1			55/150/56	

Parameter	Symbol	Conditions		Values		Unit
			min.	typ.	max.	
Thermal characteristics						
Thermal resistance, junction - case	R_{thJC}	bottom	-	-	3.6	K/W
		top			20	
Device on PCB	R_{thJA}	6 cm ² cooling area ²⁾	-	-	50	

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics						
Drain-source breakdown voltage	$V_{(BR)DSS}$	V _{GS} =0 V, I _D =1 mA	40	1	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS}=V_{\rm GS}, I_{\rm D}=14~\mu{\rm A}$	1.2	ı	2	
Zero gate voltage drain current	I _{DSS}	V _{DS} =40 V, V _{GS} =0 V, T _j =25 °C	ı	0.1	1	μΑ
		V _{DS} =40 V, V _{GS} =0 V, T _j =125 °C	1	10	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20 V, V _{DS} =0 V	-	10	100	nA
Drain-source on-state resistance	$R_{DS(on)}$	V _{GS} =4.5 V, I _D =20 A	-	11.0	13.7	mΩ
		V _{GS} =10 V, I _D =40 A	ı	7.8	9.3	
Gate resistance	R _G		1	1	-	Ω
Transconductance	g_{fs}	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 40~{\rm A}$	34	67	-	s

 $^{^{2)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

Rev. 2.1 page 2 2013-05-21

 $^{^{3)}}$ See figure 3 for more detailed information

⁴⁾ See figure 13 for more detailed information




Parameter	Symbol	Conditions		Values	_	Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	C _{iss}		-	1400	1900	рF
Output capacitance	Coss	V_{GS} =0 V, V_{DS} =20 V, f=1 MHz	-	340	450	
Reverse transfer capacitance	C _{rss}		-	16	-	
Turn-on delay time	$t_{\sf d(on)}$		-	3.6	-	ns
Rise time	t _r	V _{DD} =20 V, V _{GS} =10 V,	-	2.4	-	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =30 A, $R_{\rm G,ext}$ =1.6 Ω	-	16	-	1
Fall time	t_{f}		-	2.8	_	
Gate Charge Characteristics ⁵⁾						
Gate to source charge	Q _{gs}		-	4.9	-	nC
Gate charge at threshold	Q _{g(th)}		-	2.3	-] - -
Gate to drain charge	Q _{gd}	V _{DD} =20 V, I _D =30 A,	-	2.0	-	
Switching charge	Q _{sw}	V _{GS} =0 to 10 V	-	4.6	-	
Gate charge total	Qg		-	18	24	
Gate plateau voltage	V _{plateau}		-	3.5	-	V
Gate charge total	Qg	$V_{\rm DD}$ =20 V, $I_{\rm D}$ =30 A, $V_{\rm GS}$ =0 to 4.5 V	-	8.6	11.4	nC
Gate charge total, sync. FET	Q _{g(sync)}	V _{DS} =0.1 V, V _{GS} =0 to 10 V	-	17	-	
Output charge	Q _{oss}	V _{DD} =20 V, V _{GS} =0 V	-	13	-	
Reverse Diode						
Diode continuous forward current	Is	T =25 °C	-	-	29	А
Diode pulse current	I _{S,pulse}	- T _C =25 °C	-	-	196	
Diode forward voltage	V_{SD}	V _{GS} =0 V, I _F =40 A, T _j =25 °C	-	0.9	1.2	V
Reverse recovery charge	Q _{rr}	V _R =20 V, I _F =I _S , di _F /dt=400 A/µs	-	15	-	nC

 $^{^{5)}}$ See figure 16 for gate charge parameter definition




1 Power dissipation

$P_{\text{tot}} = f(T_{\text{C}})$




2 Drain current



3 Safe operating area

 $I_D=f(V_{DS}); T_C=25 \text{ °C}; D=0$


parameter: t_p



4 Max. transient thermal impedance

 Z_{thJC} =f(t_{p})

parameter: $D=t_p/T$






5 Typ. output characteristics

 $I_D=f(V_{DS}); T_j=25 °C$


parameter: V_{GS}



7 Typ. transfer characteristics

 $I_{D}=f(V_{GS}); |V_{DS}|>2|I_{D}|R_{DS(on)max}$


parameter: T_i



6 Typ. drain-source on resistance


 $R_{DS(on)}=f(I_D); T_j=25 \text{ °C}$

parameter: V_{GS}



8 Typ. forward transconductance

 g_{fs} =f(I_D); T_j =25 °C







9 Drain-source on-state resistance

 $R_{DS(on)} = f(T_i); I_D = 40 \text{ A}; V_{GS} = 10 \text{ V}$

10 Typ. gate threshold voltage

 $V_{GS(th)}=f(T_i); V_{GS}=V_{DS}; I_D=14 \mu A$






11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz$

12 Forward characteristics of reverse diode

 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$

parameter: $T_{\rm j}$








13 Avalanche characteristics

 $I_{AS}=f(t_{AV}); R_{GS}=25 \Omega$


parameter: $T_{j(start)}$



14 Typ. gate charge


 V_{GS} =f(Q_{gate}); I_D =30 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_j); I_D=1 \text{ mA}$



16 Gate charge waveforms







Package Outline

PG-TDSON-8

PG-TDSON-8: Outline





DIM	MILLIMETERS			
DIM	MIN	MAX		
Α	0.90	1.10		
b	0.31	0.54		
b1	0.02	0.22		
С	0.15	0.35		
D	5.15	5.49		
D1	4.95	5.35		
D2	3.70	4.40		
E	5.95	6.35		
E1	5.70 6.10			
E2	3.40 3.80			
e	1.2	27		
N	8	3		
L	0.45	0.71		
M	0.45 0.75			
Θ	8.5°	12°		
aaa	0.25			
eee	0.08			


DOCUMENT NO.			
Z8B0000	3332		
SCALE	0		
0 2 Լասակա	2		
EUROPEAN PR	ROJECTION		
	—		
ISSUE DATE 10-04-2013			
REVISION 04			

Footprint



Package Outline

PG-TDSON-8: Tape



Dimensions in mm



Published by Infineon Technologies AG 81726 Munich, Germany © 2009 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.