

# Computer Systems Notes

Zoe Farmer

February 25, 2024

## Contents

<b>1</b>	<b>Program Structure and Execution</b>	<b>3</b>
1.1	Information Storage . . . . .	3
1.2	Integer Arithmetic . . . . .	3
1.3	Floating Point . . . . .	4
<b>2</b>	<b>Machine Level Representation of Programs</b>	<b>4</b>
2.1	Procedures . . . . .	5
2.2	Arrays . . . . .	5
<b>3</b>	<b>Processor Architecture</b>	<b>7</b>
3.1	Y86 Instruction Set . . . . .	7
3.2	Sequential Implementations vs. Pipelining . . . . .	7
<b>4</b>	<b>Optimization</b>	<b>7</b>
<b>5</b>	<b>Memory Hierarchy</b>	<b>9</b>
5.1	RAM . . . . .	9
5.1.1	SRAM . . . . .	9
5.1.2	DRAM . . . . .	9
5.2	Disk Storage . . . . .	9
5.3	Locality . . . . .	10
5.4	Memory Hierarchy . . . . .	10
5.4.1	Cache Capacity . . . . .	10
5.4.2	Direct Mapped Caches . . . . .	11
5.4.3	Set Associative Caches . . . . .	11
5.4.4	Fully Associative Caches . . . . .	11
<b>6</b>	<b>Linking</b>	<b>12</b>
<b>7</b>	<b>Virtual Memory</b>	<b>12</b>
7.1	Page Tables . . . . .	12
<b>A</b>	<b>Attachments</b>	<b>13</b>

## List of Figures

1	IA32 Stack Structure . . . . .	6
2	Sequential Implementation . . . . .	7
3	Sequential Implementation . . . . .	10
4	Sequential Implementation . . . . .	11

## List of Equations



# 1 Program Structure and Execution

## 1.1 Information Storage

Computers store information as a series of bits. These bits can be interpreted by users in either source binary, comfortable decimal, or compatible hexadecimal.

Computers also have a default word size, i.e. the largest continuous block of memory the computer can access. Currently, most computers are 32 bit, however more are becoming 64.

Going with word size, each data type also has a typical size in memory:

C Declaration	32 Bit	64 Bit
char	1	1
short int	2	2
int	4	4
long int	4	8
long long int	8	8
char*	4	8
float	4	4
double	8	8

Table 1: Size of C Data Types

Besides the bits themselves, the order also matters, which brings up the distinction between little-endian and big-endian<sup>1</sup>. Big Endian has the highest place values put in the lowest memory location, while Little Endian has the lowest place values put in the lowest memory location.

## 1.2 Integer Arithmetic

Depending on the type of numbers involved in addition, we can get strange or unexpected behavior.

If we're dealing with large numbers, ones that are near to the word size in length, we have to be concerned about overflow. Overflow occurs when the full integer result cannot fit within the word size limits of the given data type.

Unsigned integer addition results in a something that resembles modular addition. If we have signed integers, we need to now concern ourselves with the negative numbers as well. Negative overflow often results in a positive number due to the definition of two's complement.<sup>2</sup>

---

<sup>1</sup>Name arises from Gulliver's Travels

<sup>2</sup>Computers express negative numbers by essentially inverting the bits. Normal binary adds each place, this version subtracts each place from the highest set bit. For a 4 bit word size, the number 1011 would actually be -5 instead of 11.

### 1.3 Floating Point

The first method of expressing floating point numbers for a computer was through fractional binary numbers. These numbers had the form:

$$\overbrace{b_m}^{2^m} \overbrace{b_{m-1}}^{2^{m-1}} \cdots \overbrace{b_1}^2 \overbrace{b_0}^1 . \underbrace{b_{-1}}_{1/2} \underbrace{b_{-2}}_{1/4} \cdots \underbrace{b_{-n-1}}_{1/2^{n-1}} \underbrace{b_{-n}}_{1/2^n}$$

The inherent issue with this method, is that it's not very good at dealing with larger numbers. This is where IEEE floating point standard comes in, which has the form:

$$V = (-1)^s \times M \times 2^E$$

Where:

- $s$  determines sign
- $M$  is a fractional binary number ranging from  $1$  and  $2 - \epsilon$  or between  $0$  and  $1 - \epsilon$
- $E$  weighs the number by a power of  $2$ .
- Final format looks as such:

$$\boxed{S} \boxed{E} \boxed{M}$$

With these floating point numbers, we have three cases to deal with.

1. **Normalized Values** are the most common. This occurs when  $E$  is neither all ones nor all zeros.
2. **Denormalized Values** occur when the exponent field is all zeros. These values express zero, as well as numbers that are very close to zero in absolute value.
3. **Special Values** occur when the exponent field is all ones. This either indicates  $\pm\infty$  or NaN when the fractional value is non-zero.

## 2 Machine Level Representation of Programs

Most computers primarily use assembly for a more human-readable machine code. This code is much more explicit than the C that it was derived from.

Several fields that are visible in assembly that we lacked access to before:<sup>3</sup>

- The program counter, referred to as PC, and called `%eip`, refers to the address in memory of the next instruction to be executed.
- The integer register file contains eight named locations storing 32 bit values.
- Condition code registers

<sup>3</sup>For sake of simplicity, all memory addresses are for 32 bit platforms only.

- Floating point registers

There are a number of different commands that assembly uses in order to provide all the functionality available in C code. These are summarized in the table below.

We have to delve slightly deeper in the jump command however. The jump command depends on operational flags, and allows for sophisticated code.

## 2.1 Procedures

A procedure call involves taking data from one part of the program to another. This is managed by the program stack.

The program stack has two registers assigned to it, the stack pointer `%esp` and the frame pointer `%ebp`.

By convention, certain registers are kept private. Usually the registers `%eax`, `%edx`, and `%ecx` are classified as caller-save registers, that is the registers that are written to by the function caller. On the other hand, the registers `%ebx`, `%esi`, and `%edi` are classified as callee-save registers. That is the registers needed by the called function.

## 2.2 Arrays

Arrays are a common tool, and are fairly simplistic in nature. These work in principle by allocating the required memory for the specified data type, and referencing to it in order.

Structures are treated (to an extent) the exact same as arrays. When a structure is created, the required memory for the data types fills contiguous space in memory.




Figure 1: IA32 Stack Structure


### 3 Processor Architecture

#### 3.1 Y86 Instruction Set

In this instruction set some commands are split up into several.

#### 3.2 Sequential Implementations vs. Pipelining

In a sequential implementation, all cycles occur one after another. No new operation can start until the old one has finished.



(a) Hardware: Unpipelined



(b) Pipeline diagram

Figure 2: Sequential Implementation

Conversely in a pipelined implementation, we split up the cycles into stage and begin operations before old ones have finished.

### 4 Optimization

Optimization is an art.

We can use the metric *cycles per element* (CPE) to express how effective a program is.

First step in code optimization is to reduce the number of bottlenecks. This is referred to as code motion.

After that's complete, we remove unnecessary memory referencing.

Followed by loop unrolling, the strategy that involves taking loops with a concrete number of steps and turning them into a set of similar commands.

Parallelization can be utilized in certain cases.

Command	Generic Syntax	Example	Description
$M[Imm + R[E_b] + R[E_i] \cdot s]$	$Imm(E_b, E_i, s)$	<code>0xFC(%eax,%edx,4)</code>	Reference memory location based off of preset values.
<code>mov</code>  <code>push</code> <code>pop</code> <code>leal</code>	<code>mov src,dst</code>  <code>push item</code> <code>pop item</code> <code>leal src,dst</code>	<code>mov (%esp),%edx</code>  <code>push \$0xFF</code> <code>pop \$0xFF</code> <code>leal 6(%eax),%edx</code>	Copy the data from the source location to the destination. Push an item onto the stack. Pop an item from the stack. Load Effective Address takes whatever <code>src</code> points to, and loads it into <code>dst</code> .
<code>inc</code> <code>dec</code> <code>neg</code> <code>not</code> <code>add</code> <code>sub</code> <code>imul</code> <code>xor</code> <code>or</code> <code>and</code> <code>sal</code> <code>shl</code> <code>sar</code> <code>shr</code>	<code>inc dst</code> <code>dec dst</code> <code>neg dst</code> <code>not dst</code> <code>add src,dst</code> <code>sub src,dst</code> <code>imul src,dst</code> <code>xor src,dst</code> <code>or src,dst</code> <code>and src,dst</code> <code>sal k,dst</code> <code>shl k,dst</code> <code>sar k,dst</code> <code>shr k,dst</code>		$dst = dst + 1$ $dst = dst - 1$ $-dst$ $\sim dst$ $dst = dst + src$ $dst = dst - src$ $dst = dst * src$ $dst = dst \wedge src$ $dst = dst   src$ $dst = dst \& src$ $dst = dst \ll k$ $dst = dst \ll k$ $dst = dst \gg_A k$ $dst = dst \gg_L k$
<code>cmp</code> <code>test</code>	<code>cmp src2,src1</code> <code>test src2,src1</code>	<code>cmp %eax,%edx</code> <code>test %eax,%edx</code>	Sets flags on <code>src1 - src2</code> . Sets flags on <code>src1 &amp; src2</code> .
<code>jmp</code> <code>je/jne</code> <code>js/jns</code> <code>jg/jge/jl/jle</code> <code>ja/jae/jb/jbe</code>	<code>jmp dst</code> <code>jmp dst</code> <code>jmp dst</code> <code>jmp dst</code> <code>jmp dst</code>		Direct Jump Jump equal/not equal Jump negative/not negative Jump greater/less Jump above/below
<code>call</code> <code>leave</code>  <code>ret</code>	<code>call label</code> <code>leave</code>  <code>ret</code>	<code>call 8049908</code>	Call procedure for execution Prepare stack for return. This sets the stack pointer to the beginning of the frame and restores the saved <code>%ebp</code> . Return from call

Table 2: Assembly Reference



halt	stop the program
nop	no operation
rrmovl	register $\rightarrow$ register
irmovl	immediate $\rightarrow$ register
rmmovl	register $\rightarrow$ memory
mrmmovl	memory $\rightarrow$ register
OP1	integer operation
jxx	jumps
call	call function
ret	Return
pushl	push onto stack
popl	pop from stack

Table 3: Y86 Instruction Set

## 5 Memory Hierarchy

### 5.1 RAM

RAM comes in two forms, static and dynamic. Static RAM is much more expensive, but way faster.

#### 5.1.1 SRAM

Each bit is stored in a bistable memory cell. It can only be in one position or another, never both, or neither. It will also keep its state indefinitely as long as it's kept powered.

#### 5.1.2 DRAM

Each bit is stored as a charge on a capacitor. They lose power relatively quickly, and are much cheaper.

### 5.2 Disk Storage


Disks have several platters that spin at a fixed rate. The capacity of a disk is determined by

$$\text{Recording Density} \times \text{Track Density} = \text{Areal Density}$$


or

$$\text{Capacity} = \frac{\text{bytes}}{\text{sector}} \times \frac{\text{average sectors}}{\text{track}} \times \frac{\text{track}}{\text{surface}} \times \frac{\text{surfaces}}{\text{platter}} \times \frac{\text{platters}}{\text{disk}}$$

There is an actuator arm responsible for reading and writing from and to the disk.



(a) Hardware: Three-stage pipeline



(b) Pipeline diagram

Figure 3: Sequential Implementation

### 5.3 Locality

There are two types of locality: Spatial and Temporal. Spatial locality refers to the fact that when memory is accessed, the memory around it is likely to be accessed in the near future. Temporal locality on the other hand refers to the notion that when memory is accessed, it's likely to be accessed again.

### 5.4 Memory Hierarchy

Each layer down in the memory hierarchy you go down, you slow the speed but decrease the cost. Therefore it's essential to introduce the concept of caching.

Caching involves storing smaller chunks of memory in the fastest spots so that you can access them only when you need them. A cache hit occurs when the memory needed is in the cache. The memory is then used directly from there. Conversely, a cache miss occurs when the memory is not cached.

Whenever there is a miss, the cache must use its replacement policy in order to determine which block to evict in order to make room for the new block.

#### 5.4.1 Cache Capacity

The capacity of a cache can be expressed using the tuple  $(S, E, B, m)$ , where each memory address has  $m$  bits, forming  $M = 2^m$  unique addresses,  $S = 2^s$  cache sets,  $E$  cache lines, and  $B = 2^b$  data blocks. Caches also need  $t = m - (b + s)$  tag bits that uniquely identify the cache line.

Therefore capacity can be expressed as  $C = S \times E \times B$




Figure 4: Sequential Implementation

#### 5.4.2 Direct Mapped Caches

A cache with one line per set is a direct-mapped cache. When we have a cache miss, three steps occur.

Step One: Set Selection. The correct set is located using  $s$ .

Step Two: Line Matching. Determine if any line already contains the data. If one does, we have a cache hit.

Step Three: Line Replacement. If we have a cache miss, we need to replace a line with the new data.

#### 5.4.3 Set Associative Caches

Conflict misses arise when we have direct mapped caches, where there is one line per set. We can relax this constraint a little, and establish each set to have at least 2 lines. A set with  $1 < E < C/B$  is called an  $E$  way set associative cache. This is a much more sophisticated caching method, and we need to search each line separately instead of each set like before. The replacement policies differ from machine to machine, and it can be tricky determining what replacement method is utilized.

#### 5.4.4 Fully Associative Caches

A fully associative cache has  $E = C/B$ . Set selection is trivial as there is only one set, however indexing is tricky given that there are many similar tags. These

caches are not effective at a large scale.


## 6 Linking

## 7 Virtual Memory

All Assembly code is executed using virtual memory. At no point is it aware of the actual hardware address.

The MMU is in charge of converting these physical addresses to virtual ones, and vice-versa. This can lead to problems however with fragmentation.

### 7.1 Page Tables



To help solve this, most machines use fixed length pages, usually 4 KB. The virtual page number is equal to the virtual address divided by the size of the page.

Page tables also map main memory to these fixed size pages as well. The page table records a virtual page  $\rightarrow$  hardware page mapping.

A page table is an array of page tables entries (PTE) that maps virtual pages to physical ones.

The virtual address space,  $\{0, 1, 2, \dots, N-1\}$ , with  $N = 2^n$ , is mapped to the physical address space,  $\{0, 1, 2, 3, \dots, M-1\}$ .


Physical pages are  $P = 2^p$  bytes in size and have been partitioned into 3 disjoint subsets. Unallocated have not been create by the VM system. Cached are currently in memory. Unchached are not.

There is a valid bit on each row that indicates whether or not the row is currently in memory.

<i>Symbol</i>	<i>Description</i>
$N = 2^n$	Number of addresses in virtual space
$M = 2^m$	Number of addresses in physical space
$P = 2^p$	Page size (bytes)
VPO	Virtual page offset (bytes)
VPN	Virtual page number
TLBI	TLB index
TLBT	TLB tag
PPO	Physical page offset
PPN	Physical page number
CO	Byte offset within cache block
CI	Cache index
CT	Cache tag

## A Attachments

LaTeXSource Code



(a) TLB: Four sets, 16 entries, four-way set associative

VPN	PPN	Valid	VPN	PPN	Valid
00	28	1	08	13	1
01	—	0	09	17	1
02	33	1	0A	09	1
03	02	1	0B	—	0
04	—	0	0C	—	0
05	16	1	0D	2D	1
06	—	0	0E	11	1
07	—	0	0F	0D	1

(b) Page table: Only the first 16 PTEs are shown



idx	Tag	Valid	Blk 0	Blk 1	Blk 2	Blk 3
0	19	1	99	11	23	11
1	15	0	—	—	—	—
2	1B	1	00	02	04	08
3	36	0	—	—	—	—
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	—	—	—	—
7	16	1	11	C2	DF	03
8	24	1	3A	00	51	89
9	2D	0	—	—	—	—
A	2D	1	93	15	DA	3B
B	0B	0	—	—	—	—
C	12	0	—	—	—	—
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	—	—	—	—

(c) Cache: Sixteen sets, 4-byte blocks, direct mapped

Figure 9.20 TLB, page table, and cache for small memory system. All values in the TLB, page table, and cache are in hexadecimal notation.