




HALL EFFECTS



THRUST/KILL



LOGIC



A

A

B

B


C


C


D

D

NOTES

Project/Vehicle: Subjugator 8			Machine Intelligence Laboratory 1889 Museum Rd Room 3001 Gainesville, FL, 32611			
Author(s): -YOUR NAME :)		Revisior(s): - * - * - * - *		Git Repo: * Git Hash: Not in version control		
Date: 9/13/2024		Revision: A	Size: A	File: Main.SchDoc		Sheet 1 of 1





Comment	Description	Designator	Footprint	LibRef	Quantity
Cap		C1	CAPC0603	Cap	1
1877285-3		J1, J2, J3, J4	1877285-3	1877285-3	4
LED		LED2, LED3, LED4	LED0603	LED	3
NANDCHIP	IC GATE NAND 4CH 2- INP 14DIP	NAND1	NAND2	TC74AC00P(F)	1
Res		R1, R2, R3	RES0603	Res	3

Design Rules Verification Report

Filename : C:\Users\jgood\Documents\ALTIUM_THINGS\assignment\AltiumAssignment\AltiumAssignment

Warnings 0
Rule Violations 56

Warnings	
Total	0

Rule Violations	
Clearance Constraint (Gap=10mil) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Hole Size Constraint (Min=1mil) (Max=100mil) (All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=10mil) (All),(All)	0
Silk To Solder Mask (Clearance=10mil) (IsPad),(All)	47
Silk to Silk (Clearance=10mil) (All),(All)	9
Net Antennae (Tolerance=0mil) (All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Preferred=500mil) (All)	0
Total	56

Silk to Silk (Clearance=10mil) (All),(All)
Silk To Silk Clearance Constraint: (0.153mil < 10mil) Between Text "LED2" (7270.018mil,1435.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (7270.018mil,1435.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED2" (7270.018mil,1435.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (7195.018mil,1560.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (7195.018mil,1560.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED3" (7195.018mil,1560.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (7195.018mil,1710.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (7195.018mil,1710.005mil) on Top Overlay And Track
Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "LED4" (7195.018mil,1710.005mil) on Top Overlay And Track

Electrical Rules Check Report

Class	Document	Message
Warning	Main.SchDoc	Off sheet J1 at -200mil,6600mil
Warning	Main.SchDoc	Off sheet J2 at -200mil,5800mil
Warning	Main.SchDoc	Off sheet J3 at -200mil,4700mil
Warning	Main.SchDoc	Off sheet J4 at -200mil,3900mil