

[illegible][illegible][illegible]

The image displays two circuit diagrams for the AS6C4008 memory module, showing its connection to a VCC supply and its interface with a RAM module.

Left Diagram (RAM 1):

- VCC Supply:** A 0.1uF capacitor (C5) is connected to VCC. A 500VDC 57R-HLCC inductor (L1) is connected to GND.
- Module Pinout:**
 - A0: 12, A1: 14, A2: 10, A3: 9, A4: 8, A5: 7, A6: 6, A7: 5, A8: 27, A9: 26, A10: 23, A11: 25, A12: 4, A13: 28, A14: 3, A15: 31, A16: 2, A17: 30, A18: 1.
 - CE: 22, OE: 26, WE: 29.
- Memory Module:** RAM 1 (AS6C4008) with pins: DQ0: 13, DQ1: 14, DQ2: 17, DQ3: 18, DQ4: 19, DQ5: 20, DQ6: 21, DQ7: 21, MD0: 13, MD1: 14, MD2: 15, MD3: 16, MD4: 17, MD5: 18, MD6: 19, MD7: 20.

Right Diagram (RAM 2):

- VCC Supply:** A 0.1uF capacitor (C6) is connected to VCC. A 500VDC 57R-HLCC inductor (L2) is connected to GND.
- Module Pinout:**
 - A0: 12, A1: 14, A2: 10, A3: 9, A4: 8, A5: 7, A6: 6, A7: 5, A8: 27, A9: 26, A10: 23, A11: 25, A12: 4, A13: 28, A14: 3, A15: 31, A16: 2, A17: 30, A18: 1.
 - CE: 22, OE: 26, WE: 29.
- Memory Module:** RAM 2 (AS6C4008) with pins: DQ0: 13, DQ1: 14, DQ2: 17, DQ3: 18, DQ4: 19, DQ5: 20, DQ6: 21, DQ7: 21, MD0: 13, MD1: 14, MD2: 15, MD3: 16, MD4: 17, MD5: 18, MD6: 19, MD7: 20.

U11 74F245

VCC

0.1uF

10% 5000C X7R-MLCC 12.5mm

GND

20

VCC

18 MD0

17 MD1

16 MD2

15 MD3

14 MD4

13 MD5

12 MD6

11 MD7

8

7

6

5

4

3

2

1

19

MEMR

RAMENA

DIR

GND

10

[illegible]

The image displays three identical circuit diagrams, each showing a 74F573 8-bit D-type flip-flop. The flip-flop is represented by a yellow rectangle with pins 1 through 16. The clock input (C7, C8, C9) is connected to VCC through a 0.1uF capacitor. The data input (D0-D7) is connected to a 10k pull-up resistor. The output (Q0-Q7) is connected to a 10k pull-up resistor. The output is also connected to a 10k pull-up resistor. The output is also connected to a 10k pull-up resistor.

[illegible]

VCC

C18 0.1uF
50VDC
X7R-MLCC
5: 5mm

GND

18 RESET

24 VCC

U18 DS12885

X1 X2

32.768 kHz
20 PPM
6 pF
Cylindrical Can

1 MOT

19 IRQ

23 SQW

21 RCLR

22 VBAT

NC

JP5 Clear CMOS

BT1 CR2032

D0 4 AD0

D1 5 AD1

D2 6 AD2

D3 7 AD3

D4 8 AD4

D5 9 AD5

D6 10 AD6

D7 11 AD7

RTCALE 14 AS

RTCRD 17 R/W

RTCNR 15 CS

GND

GND

GND

GND

RTC

[illegible][illegible]

Diagram 1 (Top Left): Pin 1 (VCC), Pin 2 (TEST), Pin 3 (KB DATA), Pin 4 (KB CLK), Pin 5 (S0), Pin 6 (S1), Pin 7 (S2), Pin 8 (RQ/GT1), Pin 9 (RQ/GT0), Pin 10 (VCC). Pin 10 is Bussed (9 Resistor) LS: 2.5kmm.

Diagram 2 (Top Right): Pin 1 (VCC), Pin 2 (D0), Pin 3 (D1), Pin 4 (D2), Pin 5 (D3), Pin 6 (D4), Pin 7 (D5), Pin 8 (D6), Pin 9 (D7), Pin 10 (VCC). Pin 10 is Bussed (9 Resistor) LS: 2.5kmm.

Diagram 3 (Bottom Left): Pin 1 (VCC), Pin 2 (XSEL), Pin 3 (MEMW), Pin 4 (MEMR), Pin 5 (IOW), Pin 6 (IOR), Pin 7 (VCC). Pin 10 is Bussed (5 Resistor) LS: 2.5kmm.

Diagram 4 (Bottom Right): Pin 1 (VCC), Pin 2 (VIO), Pin 3 (VID1), Pin 4 (EO_PASS), Pin 5 (AT_KB DATA), Pin 6 (AT_KB CLK), Pin 7 (VCC). Pin 10 is Bussed (5 Resistor) LS: 2.5kmm.

Design by:
Micro 8088: Sergey Kiselev
RTC 8088: Sergey Kiselev & Aitor Gómez García
Merged both: Peter Reichenbach

Sheet: /
File: Micro_8088-RTC.kicad_sch

V1.0

Rev: A