#### SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I - APRIL 1999 - REVISED APRIL 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
    - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)

#### description/ordering information


This quadruple silicon-gate CMOS analog switch is designed for 2-V to 5.5-V V<sub>CC</sub> operation.

These switches are designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.


Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### SN54LV4066A . . . J OR W PACKAGE SN74LV4066A . . . D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



## SN74LV4066A . . . RGY PACKAGE (TOP VIEW)



NC - No internal connection

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74LV4066AN	SN74LV4066AN
	QFN - RGY	Reel of 1000	SN74LV4066ARGYR	LW066A
	0010 D	Tube of 50	SN74LV4066AD	11/40004
	SOIC - D	Reel of 2500	SN74LV4066ADR	LV4066A
4000 to 0500	SOP - NS	Reel of 2000	SN74LV4066ANSR	74LV4066A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV4066ADBR	LW066A
		Tube of 90	SN74LV4066APW	
	TSSOP - PW	Reel of 2000	SN74LV4066APWR	LW066A
		Reel of 250	SN74LV4066APWT	
	TVSOP - DGV	Reel of 2000	SN74LV4066ADGVR	LW066A
-55°C to 125°C	CDIP – J	Tube of 25	SNJ54LV4066AJ	SNJ54LV4066AJ
-55 C to 125°C	CFP – W	Tube of 150	SNJ54LV4066AW	SNJ54LV4066AW

<sup>&</sup>lt;sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE** (each switch)

INPUT CONTROL (C)	SWITCH
L	OFF
Н	ON

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	
Switch I/O voltage range, V <sub>IO</sub> (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Control-input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
I/O diode current, I <sub>IOK</sub> (V <sub>IO</sub> < 0)	
On-state switch current, $I_T$ ( $V_{IO} = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package	86°C/W
(see Note 3): DB package	96°C/W
(see Note 3): DGV package	127°C/W
(see Note 3): N package	80°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	47°C/W
Storage temperature range, T <sub>sta</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS427I - APRIL 1999 - REVISED APRIL 2005

#### recommended operating conditions (see Note 5)

			SN54LV	4066A	SN74LV	4066A	
			MIN	MAX	MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2†	5.5	2†	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
.,	High level inner worth and appear in new to	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		.,
$V_{IH}$	High-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$	:W	$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
.,	Land to the second seco	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V.
$V_{IL}$	Low-level input voltage, control inputs	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	, A	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	70	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Control input voltage		0	5.5	0	5.5	V
V <sub>IO</sub>	Input/output voltage		0	$V_{CC}$	0	$V_{CC}$	٧
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

<sup>&</sup>lt;sup>†</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. Only digital signals should be transmitted at these low supply voltages.

NOTE 5: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I - APRIL 1999 - REVISED APRIL 2005

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST SOMBITIONS		T,	ղ = 25°C	;	SN54LV	4066A	SN74LV	4066A	UNIT
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		$I_T = -1 \text{ mA},$	2.3 V		38	180		225		225	
r <sub>on</sub>	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$	3 V		29	150		190		190	Ω
	ownon redictarioe	(see Figure 1)	4.5 V		21	75		100		100	
		I <sub>T</sub> = -1 mA,	2.3 V		143	500		600		600	
r <sub>on(p)</sub>	Peak on-state resistance	$V_I = V_{CC}$ to GND,	3 V		57	180		225		225	Ω
	on state resistance	$V_C = V_{IH}$	4.5 V		31	100		125		125	
	Difference in	I <sub>T</sub> = -1 mA,	2.3 V		6	30		40		40	
$\Delta r_{on}$	on-state resistance	$V_I = V_{CC}$ to GND,	3 V		3	20		30		30	Ω
	between switches	$V_C = V_{IH}$	4.5 V		2	15		20		20	
I <sub>I</sub>	Control input current	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V			±0.1		±1		±1	μΑ
I <sub>S(off)</sub>	Off-state switch leakage current	$\begin{split} &V_I = V_{CC} \text{ and } \\ &V_O = \text{GND, or } \\ &V_I = \text{GND and } \\ &V_O = V_{CC}, \\ &V_C = V_{IL} \\ &(\text{see Figure 2}) \end{split}$	5.5 V			±0.1	LADOORGE	±1		±1	μΑ
I <sub>S(on)</sub>	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see Figure 3)	5.5 V			±0.1		±1		±1	μΑ
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or GND	5.5 V					20		20	μΑ
C <sub>ic</sub>	Control input capacitance				1.5						pF
C <sub>io</sub>	Switch input/output capacitance				5.5						pF
C <sub>F</sub>	Feed-through capacitance				0.5						pF



SCLS427I - APRIL 1999 - REVISED APRIL 2005

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

DAI	DAMETER	FROM	OM TO TEST TA =		դ = 25°C	;	SN54LV	4066A	SN74LV4066A		UNIT	
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS MIN TYP MAX		MAX	MIN MAX		MIN	MAX	UNII	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	A or B	B or A	C <sub>L</sub> = 15 pF, (see Figure 4)		1.2	10		16		16	ns
t <sub>PZH</sub>	Switch turn-on time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		3.3	15		20		20	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Switch turn-off time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		6	15	Ž	23		23	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	A or B	B or A	C <sub>L</sub> = 50 pF, (see Figure 4)		2.6	12	Snac	18		18	ns
t <sub>PZH</sub>	Switch turn-on time	С	A or B	$C_L$ = 50 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		4.2	25	Ha	32		32	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Switch turn-off time	С	A or B	$C_L$ = 50 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		9.6	25		32		32	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

DA	DAMETED	FROM	то	TEST	T,	_ = 25°C	;	SN54LV	4066A	SN74LV	4066A	LINUT
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	A or B	B or A	C <sub>L</sub> = 15 pF, (see Figure 4)		0.8	6		10		10	ns
t <sub>PZH</sub>	Switch turn-on time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		2.3	11		15		15	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Switch turn-off time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		4.5	11	Ž	15		15	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	A or B	B or A	C <sub>L</sub> = 50 pF, (see Figure 4)		1.5	9	Snac	12		12	ns
t <sub>PZH</sub>	Switch turn-on time	С	A or B	$C_L$ = 50 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		3	18	Ha	22		22	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Switch turn-off time	С	A or B	$C_L$ = 50 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		7.2	18		22		22	ns

## SN54LV4066A, SN74LV4066A QUADRUPLE BILATERAL ANALOG SWITCHES

SCLS427I - APRIL 1999 - REVISED APRIL 2005

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

DA	DAMETER	FROM	то	TEST	T,	գ = 25°C	;	SN54LV	/4066A	SN74LV	4066A	LINUT
PA	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	A or B	B or A	C <sub>L</sub> = 15 pF, (see Figure 4)		0.3	4		7		7	ns
t <sub>PZH</sub>	Switch turn-on time	С	A or B	$C_L = 15 \text{ pF},$ $R_L = 1 \text{ k}\Omega$ (see Figure 5)		1.6	7		10		10	ns
t <sub>PLZ</sub>	Switch turn-off time	С	A or B	$C_L$ = 15 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		3.2	7	Š	10		10	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time	A or B	B or A	C <sub>L</sub> = 50 pF, (see Figure 4)		0.6	6	Snac	8		8	ns
t <sub>PZH</sub>	Switch turn-on time	С	A or B	$C_L$ = 50 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		2.1	12	Ha	16		16	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Switch turn-off time	С	A or B	$C_L$ = 50 pF, $R_L$ = 1 k $\Omega$ (see Figure 5)		5.1	12		16		16	ns

#### analog switch characteristics over operating free-air temperature range (unless otherwise noted)

	FROM	то	TEST			T,	\ = 25°(		LINUT
PARAMETER	(INPUT)	(OUTPUT)	CONDITION	NS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
_			$C_1 = 50 \text{ pF}, R_1 = 600 \Omega,$		2.3 V		30		
Frequency response (switch on)	A or B	B or A	f <sub>in</sub> = 1 MHz (sine wave)				35		MHz
(Switch on)			$20\log_{10}(V_{O}/V_{I}) = -3 \text{ dB (s}$				50		
							-45		
Crosstalk (between any switches)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$	3 V		-45		dB	
(between any switches)			in = 1 MHz (sine wave) (see Figure 7)		4.5 V		-45		
Crosstalk					2.3 V		15		
(control input to	С	A or B	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}$ (square wave	) (soo Figuro 9)	3 V		20		mV
signal output)			in = 1 will 2 (square wave	(see Figure 6)	4.5 V		50		
					2.3 V		-40		
Feed-through attenuation (switch off)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega, f$	<sub>in</sub> = 1 MHz	3 V		-40		dB
(Switch on)			(see Figure 9)		4.5 V		-40		
			$C_L = 50 \text{ pF, } R_L = 10 \text{ k}\Omega,$ $V_I = 2 \text{ V}_{p-p}$		2.3 V		0.1		
Sine-wave distortion	A or B	B or A	f <sub>in</sub> = 1 kHz (sine wave)	$V_{I} = 2.5 V_{p-p}$	3 V		0.1		%
			(see Figure 10)	$V_I = 4 V_{p-p}$	4.5 V		0.1		

#### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	4.5	pF





Figure 1. On-State Resistance Test Circuit



 $\begin{array}{l} \text{Condition 1: } V_I = 0, \, V_O = V_{CC} \\ \text{Condition 2: } V_I = V_{CC}, \, V_O = 0 \\ \end{array}$ 

Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Leakage-Current Test Circuit





Figure 4. Propagation Delay Time, Signal Input to Signal Output



**VOLTAGE WAVEFORMS** 

 $(t_{PLZ}, t_{PHZ})$ 

Figure 5. Switching Time (t<sub>PZL</sub>, t<sub>PLZ</sub>, t<sub>PZH</sub>, t<sub>PHZ</sub>), Control to Signal Output




Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk (Control Input – Switch Output)




Figure 9. Feed-Through Attenuation (Switch Off)




Figure 10. Sine-Wave Distortion

www.ti.com 13-Jul-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV4066AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4066A	Samples
SN74LV4066ADBR	ACTIVE	SSOP	DB	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A	Samples
SN74LV4066ADBRG4	ACTIVE	SSOP	DB	14	2000	TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4066ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A	Samples
SN74LV4066ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV4066A	Samples
SN74LV4066ADRE4	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI	-40 to 85		Samples
SN74LV4066AN	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4066AN	Samples
SN74LV4066ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4066A	Samples
SN74LV4066APW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A	Samples
SN74LV4066APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A	Samples
SN74LV4066APWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW066A	Samples
SN74LV4066ARGYR	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW066A	Samples
SN74LV4066ARGYRG4	ACTIVE	VQFN	RGY	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW066A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



#### PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4066ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4066ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4066ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV4066ANSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4066APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4066APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4066ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4066ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV4066ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV4066ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV4066ANSR	SO	NS	14	2000	356.0	356.0	35.0
SN74LV4066APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV4066APWT	TSSOP	PW	14	250	356.0	356.0	35.0
SN74LV4066ARGYR	VQFN	RGY	14	3000	367.0	367.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV4066AD	D	SOIC	14	50	506.6	8	3940	4.32
SN74LV4066AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74LV4066AN	N	PDIP	14	25	506	13.97	11230	4.32
SN74LV4066APW	PW	TSSOP	14	90	530	10.2	3600	3.5

#### DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (S-PVQFN-N14)

#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



## RGY (S-PVQFN-N14)

## PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated