Hardware exceptions: user or processor, external interrupts or internal timers.

Software exceptions: Illegal instructions, divide by 0, traps i.e. *(int*) (0x0000000)

Exception Handling: Resets – power on reset, external resets, watchdog, and clock monitor reset.

Watchdog: counts down to 0x0 and then resets

processor, can't turn off after turning on (except reset).

Clock Monitor: resets

 Power-on Reset (POR)
 Master Clear Reset pin (MCLR)
 Software Reset (SWR)
 Watchdog Timer Reset (WDTR) when system clock frequency drops below prescribed value. Brown-out: supply Brown-out Reset (BOR) voltage goes below Configuration Mismatch Reset (CMR)

threshold.

Asynchronous Interrupt: I/O - communication, Errors Synchronous Interrupts: I/O – update periodically, Processes - switch between tasks, Timing- measure

Maskable Interrupt: enabled and disabled in software Non-Maskable: enabled by software, only disabled by

	Unimplemented: Read as 'o'
bit 9	CMR: Configuration Mismatch Reset Flag bit
	1 = Configuration mismatch Reset has occurred
	o = Configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby Enable bit
	1 = Regulator is enabled and is on during Sleep mode
	= Regulator is disabled and is off during Sleep mode
bit 7	EXTR External Reset (MCLR) Pin Flag bit
	1 = Master Clear (pin) Reset has occurred 0 = Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset Flag bit
	1 = Software Reset was executed 0 = Software Reset as not executed
bit 5	Unimplemented: Read as 'o'
DIC 3	
bit 4	WDTO: Vatchdog Timer Time-out Flag bit RCON:
	1 = WDT Time-out has occurred
	o = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit 1 = Device was in Sleep mode
	o = Device was in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit
Dit Z	1 = Device was in Idle mode
	o = Device was not in Idle mode
bit 1	BUR: brown-out Reset Flag DIR (4)
	1 = brown-out Reset has occurred
	o = Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾
	1 = Power-on Reset has occurred
	o = Power-on Reset has not occurred

IP, IS: bits 7:0 - IP00, IS00. bits 15:8 - IP01, IS01. bits 23:16 – IP02, IS02. Bits 31:24 – IP03, IS03. **External interrupts:** INTCONbits.INTxEP – sets edge

polarity (0 falling, 1 rising). _ISR(_EXTERNAL_0_VECTOR, ipl2)

Int0_IRQ(void);

- void __attribute__((interrupt(ipl2), vector(_EXTERNAL_0_VECTOR))) Int0_IRQ (void);

# Higher 0 1 2 3 4 4 4 5 5 6 6 7 7 8 8 9 9 10 11 11 12 13 13 13 14 15 16 17 17 18	F50<17> F50<18> F50<19> F50<20>	ECO-0- ECO-1- ECO-2- ECO-3- ECO-3- ECO-3- ECO-3- ECO-7- ECO-3- ECO-10- ECO-11- ECO-12- ECO-13- ECO-13-	PG4:42+ PG4:12:10+	#00-10- #00-95- #00-98- #00-95- #00-95- #00-95- #00-95- #01-95	Interrupt FED
0 1 2 3 4 5 5 6 7 7 8 8 9 9 10 11 12 12 13 13 14 15 15 16 17 17	#50-0- #50-1- #50-1- #50-3- #50-3- #50-3- #50-3- #50-3- #50-3- #50-3- #50-3- #50-1- #5	ECO-D- ECO-D- ECO-2- ECO-2- ECO-2- ECO-3- ECO-6- ECO-7- ECO-13	PC0-(2-10- PC0-20-10- PC0-20-10- PC1-42- PC1-42-10- PC1-42-10- PC1-42-10- PC1-42-10- PC1-42-10- PC2-42-10- PC2-42-10- PC2-42-10- PC3	PC0488- PC0471-6- PC04710- PC1410- PC148- PC1471-6- PC1471-6- PC248- PC2471-6- PC2471-6- PC2471-6- PC2471-6- PC2471-6- PC248- PC2471-6- PC248- PC2471-6- PC248- PC2471-6- PC248-	NO N
1 2 3 4 4 5 5 6 7 7 8 9 9 9 10 11 12 13 13 14 15 16 17 17	#50-13 #50-23 #50-3- #50-3- #50-6- #50-6- #50-6- #50-6- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13-	EC0-15- EC0-2- EC0-3- EC0-3- EC0-3- EC0-5- EC0-6- EC0-6- EC0-10- EC0-113- EC0-12- EC0-14- EC0-14- EC0-14- EC0-15- EC0-16- EC0-17- EC0-17- EC0-17- EC0-18- EC0-17- EC0-18- EC0-17- EC0-18- EC0-17- EC0-18- EC0-	PC0-(2-10- PC0-20-10- PC0-20-10- PC1-42- PC1-42-10- PC1-42-10- PC1-42-10- PC1-42-10- PC1-42-10- PC2-42-10- PC2-42-10- PC2-42-10- PC3	PC0488- PC0471-6- PC04710- PC1410- PC148- PC1471-6- PC1471-6- PC248- PC2471-6- PC2471-6- PC2471-6- PC2471-6- PC2471-6- PC248- PC2471-6- PC248- PC2471-6- PC248- PC2471-6- PC248-	No N
2 3 4 5 6 7 8 9 9 9 10 11 12 13 13 14 15 16 17	#59-02- #59-4- #59-4- #59-6- #59-6- #59-6- #59-19- #59	EC0+2> EC0+3> EC0+4> EC0+4> EC0+6> EC0+6> EC0+10> EC0+12> EC0+12> EC0+12> EC0+13> EC0+13> EC0+14> EC0+15> EC0+	PC0-20 Ib PC0-22 20 PC1-42 Ib PC1-42 Ib PC1-42 Ib PC1-42 Ib PC2-42 Ib PC2-42 Ib PC2-42 Ib PC3-42	P00-17-10- P00-05-20- P01-05- P01-05- P01-05- P01-05-20- P01-05-20- P02-05- P02-05- P02-05- P03-05- P0	No.
3 4 5 5 6 7 7 8 8 9 9 10 11 12 13 13 14 15 16 17 17	#50-3- #50-4- #50-5- #50-5- #50-5- #50-5- #50-5- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15-	EC0-3+ EC0-4+ EC0-5+ EC0-6+ EC0-7+ EC0-10- EC0+10- EC0+12+ EC0+13+	POD-28 26- PC1-42 20- PC1-42 10- PC1-42 10- PC1-42 10- PC1-42 10- PC2-42 10-	#C0-2524- #C1+03- #C1+08- #C1+08- PC1+17-16- #C1+17-16- #C2+08- #C2+10- #C2+08- #C2+10- #C2+08- #C2+08- #C3+10- #C3+08	No N
4 5 5 6 7 7 8 9 9 10 11 12 13 13 14 15 16 17 17	#100-45 #100-55 #100-6	EC0-41 EC0-5- EC0-6- EC0-6- EC0-6- EC0-10- EC0-11- EC0-13- EC0-13- EC0-15- EC0-15- EC0-15- EC0-16- EC0	PC1-42-0 PC1-42-0 PC1-42-10- PC1-42-10- PC1-42-10- PC2-42-10- PC2-42-10- PC2-42-10- PC2-42-10- PC2-42-10- PC3-42-0	8PC1+10+ 8PC1+88+ 8PC1+88+ 8PC1+17-16+ 8PC1+125-28+ 8PC2+18+ 8PC2+18+ 8PC2+18+ 8PC2+18+ 8PC3+10+ 8PC3+10+ 8PC3+10+ 8PC3+10+ 8PC3+10+ 8PC3+17-16+ 8PC3+17-16+ 8PC3+2224+ 8PC3+2224+ 8PC3+2224+	No. Ves. No. No. No. No. No. No. No. No. No. No
5 6 7 8 9 9 10 11 12 13 13 14 15 16 17 17	#50-5- #50-6- #50-7- #50-3- #50-3- #50-3- #50-10- #50-11- #50-15-	EC0-5- EC0-6- EC0-7- EC0-6- EC0-9- EC0-12- EC0-12- EC0-13- EC0-13- EC0-15- EC0-15- EC0-16- EC0-17- EC0-18- EC0-18- EC0-18- EC0-18- EC0-18- EC0-18- EC0-18- EC0-18- EC0-18- EC0-18- EC0-18-	#C1+(2:10- #C1+(2:10- #C1+(2:10- #C1+(2:10- #C2+(2:0- #C2+(2:10- #C2+(2:10- #C2+(2:10- #C3+(2:	#PC1-98- #PC1-98- #PC1-97-98- #PC2-98- #PC2-98- #PC2-98- #PC2-98- #PC2-98- #PC2-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98- #PC3-98-	Ves Ves No No No No No No Ves Ves No
5 6 7 8 9 9 10 11 12 13 13 14 15 16 17	#50-6- #50-7- #50-8- #50-9- #50-10- #50-10- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15- #50-15-	E(0)-6- E(0)-6- E(0)-6- E(0)-6- E(0)-10- E(0)-11- E(0)-13- E(0)-13- E(0)-16- E(0)-18	PCI+02-10- PCI+08-10- PCI+08-20- PCI+02-10- PCI+02-10- PCI+02-10- PCI+02-10- PCI+02-10- PCI+02-10- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08- PCI+02-08-	PC1-(98)- PC1+(77-16)- PC1+(77-16)- PC2+(10)- PC2+(10)- PC2+(10)- PC2+(10)- PC2+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)- PC3+(10)-	Ves No
6 7 8 9 9 10 11 12 13 13 14 15 16 17	#50-7> #50-0-9 #50-10-9 #50-10-9 #50-11-9 #50-12-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9 #50-13-9	EC0-7+ EC0-8+ EC0-9+ EC0-10+ EC0-12+ EC0-13+ EC0-15+ EC0-16+ EC0-16+ EC0-18+ EC0-18+ EC0-18+ EC0-18+	PCI-CE III- PCI-CE	PC1417-16- PC1-2524- PC2410- PC2488- PC2488- PC247-16- PC2438- PC3410- PC3488- PC347-16- PC347-16- PC3410- PC3410- PC3410- PC3410-	No.
9 9 10 11 12 13 13 14 15 16 17	#50-8 #50-9 #50-10 #50-10 #50-12 #50-15 #50-15 #50-15 #50-17 #50-18 #50-19 #50-19 #50-19	E00-8- E00-9- E00-10- E00-11- E00-13- E00-18- E00-18- E00-18- E00-18- E00-18- E00-19- E00-19- E00-19-	PCI-CE26- PC2-42- PC2-42-10- PC2-42-10- PC2-42-10- PC3-42-10- PC3-42-10- PC3-42-10- PC3-42-10- PC3-42-10- PC3-42-10- PC3-42-10- PC3-42-10- PC3-42-10-	FC1-25-24- FC2-10- FC2-08- FC2-08- FC2-25-24- FC3-10- FC3-25-24- FC3-17-16- FC3-25-24- FC3-17-16- FC3-25-24- FC3-25-24- FC3-25-24- FC3-25-24-	No N
8 9 9 10 11 12 13 13 14 15 16 17 17	#50-9> #50-10- #50-11- #50-12- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-13- #50-20- #50-20-	EC0-19- EC0-19- EC0-13- EC0-13- EC0-15- EC0-15- EC0-16- EC0-17- EC0-18- EC0-19- EC0-20-	FC2+42- FC2+12-10- FC2+12-10- FC2+12-10- FC3+42- FC3+42- FC3+12-10- FC3+12-10- FC3+22-10- FC3+22-10- FC3+22-10- FC3+22-10- FC3+22-10- FC3+22-10- FC3+22-10- FC3+22-10-	PC2+10+ PC2+88+ PC2+88+ PC2+16+ PC3+2524+ PC3+2524+ PC3+88+ PC3+88+ PC3+98+ PC3+2524+ PC3+2524+ PC3+2524+ PC3+2524+	No. Ves. Ves. No. No. No. Ves. Ves. Ves. No. No. No. No. No. No. No. No. No. No
9 9 10 11 12 13 13 14 15 16 17	#50-10- #50-11- #50-12- #50-13- #50-13- #50-15- #30-16- #30-16- #30-18- #50-19- #50-20- #50-21-	8EC0+10- 8EC0+12- 8EC0+13- 8EC0+14- 8EC0+16- 8EC0+16- 8EC0+16- 8EC0+18- 8EC0+18- 8EC0+18- 8EC0+18-	PC2+12-10- PC2+12-10- PC2+20-10- PC2+20-10- PC3+42- PC3+12-10- PC3+12-10- PC3+22-10- PC3+22- PC4+12-10- PC4+12-10-	PC2+98- PC2+98- PC2+17-16- PC3+25-24- PC3+10- PC3+98- PC3+98- PC3+98- PC3+25-24- PC3+25-24- PC3+25-24-	Ves. Ves. No No No Ves Ves No
9 10 11 12 13 13 14 15 16 17	#50×11× #50×12× #50×13× #50×14× #50×15× #30×16× #30×17× #50×17× #50×19× #50×20× #50×21×	EC0+112- EC0+12- EC0+13- EC0+14- EC0+15- EC0+16- EC0+16- EC0+18- EC0+18- EC0+20-	PC3×12 10- PC3×12 10- PC3×12 10- PC3×12 10- PC3×12 10- PC3×22 18- PC3×22 28- PC4×12 10- PC4×12 10-	PC2×17:16- PC2×17:16- PC3×13:24- PC3×13:3- PC3×18- PC3×17:16- PC3×25:24- PC4×12-	Yes No No No Yes Yes Yes No
10 11 12 13 13 14 15 16 17	F50-12- F50-13- F50-14- F50-15- F30-16- F30-17- F50-18- F50-19- F50-20- F50-21-	EC0+12+ EC0+13+ EC0+13+ EC0+15+ EC0+16+ EC0+18+ EC0+18+ EC0+18+ EC0+19+ EC0+20+	PC3-09 (b) PC3-03-30- PC3-12 (b) PC3-12 (b) PC3-12 (b) PC3-20 (b) PC3-28 20- PC3-21 (b) PC4-12 (b)	PC3×17:16- PC3×25:24- PC3×130- PC3×9:8- PC3×9:8- PC3×9:8- PC3×17:16- PC3×25:24- PC4×13×	No N
11 12 13 13 14 15 16 17	#50×13× #50×14× #50×15× #50×16× #50×17× #50×18× #50×19× #50×20×	EC0-13- EC0-14- EC0-15- EC0-16- EC0-17- EC0-18- EC0-19- EC0-20-	PC3×3E30> PC3×42> PC3×12 10> PC3×12 10> PC3×2E 18> PC3×2E2> PC4×12 10> PC4×12 10>	PC3-25-24- PC3-10- PC3-9-8- PC3-9-8- PC3-17-16- PC3-25-24- PC4-10-	No No Yes Yes No No
12 13 13 14 15 16 17	#50<14> #50<15> #50<15> #50<17> #50<18> #50<19> #50<20>	ECO-14> ECO-15> ECO-15> ECO-17> ECO-18> ECO-19> ECO-20>	PC3+42-> PC3+32-10-> PC3+12-10-> PC3+20-18-> PC3+28-28-> PC3+28-29-> PC4+12-10->	PC3+10+ PC3+98+ PC3+98+ PC3+17:16+ PC3+25:24+ PC4+10+	No Yes Yes No No
13 14 15 16 17	#50<15> #50<16> #80<17> #80<18> #50<19> #50<20>	ECO-15- ECO-16- ECO-18- ECO-19- ECO-29-	PC3+12:10- PC3+12:10- PC3+28:18- PC3+28:28- PC4+12:10- PC4+12:10-	PC3+98> PC3+98> PC3+17:16> PC3+25:24> PC4+1.0>	Yes Yes No No
13 14 15 16 17	#30×16> #30×17> #30×18> #50×19> #50×20>	ECO-16- ECO-17- ECO-18- ECO-19- ECO-29-	PC3×12:10> PC3×20:10> PC3×20:20> PC3×20:20> PC4×12:10>	PC3-98> PC3-17:16> PC3-25:24> PC4-1:0>	Yes No No
14 15 16 17	#50-17» #50-18» #50-19» #50-20» #50-21»	(EC0<17) (EC0<18) (EC0<19) (EC0<20)	PC3-2818> PC3-2826> PC4-82+ PC4-1210>	PC3×17:16> PC3×25:24> PC4×1:0>	No No
15 16 17 17	#50×18> #50×19> #50×20> #50×21>	EC0+18+ EC0+19+ EC0+20+	PC8-28:26> PC8-8:2> PC8-12:10>	PC3-2524+ PC4-10+	No No
16	#50-19> #50-20> #50-21>	EC0-19>	PG4:42+ PG4:12:10+	IPC4<1:0>	No
17	#50-20> #50-21>	EC0<20>	IPC4<12:10>		
17	#50-21»			IPC4:9:8×	Vers.
		IEC0<21>			
18.			IPG4+12:10>	IPG4-9.8>	Yes
		IEC0<22>	IPC4<20:18>	IPC4<17:16>	No
19	#50-23+	(EC0+21)-	IPC4<28:26>	PC4<25:24>	No
20	F10-24>	1000-24>	IPC5+82+	IPC5<1:0>	No.
21	IF50-25>	IEC0+25>	IPC5<12:10>	PCS-9-8>	Yes
21	IF50-26>	IEC0+26>	IPC5+12:10+	IPC5+9.8>	Yes
22	#50-27>	IEC0+27>	IPC5<20 18>	IPC5<17;15>	No
23	IF50<28>	IEC0+26>	(PC5+28:26)	PC5425:241	Yes
24	F50-29+	E00-29>	IP06:42+	IP06<1.0×	No
25	F50-30+	(EC0+30+	IPO6+12:10+	IPO6-9:8-	No
26	E50-31>	EC0<31>	IPC6-20:18>	IP06<17:16>	No
27	IF51-0-	IEC1-0>	IPC6-28:26+	IPO6<25:24>	No
28	IFS1<1>	#EC1 <t></t>	PC7+4.2+	IPC7+10+	No
29	IF91<2>	EC1-2>	IPC7<12.10>	PC7-98-	No
30	IF51<3>	EC1-d»	PC7<20.18>	SPCZ<17:16>	Yes
31	IF61-4-	IE01-4-	IPG7-28:26>	IPG7-25:24-	Yes
31	#51<5>	IEC1-d>	IPC7<28:26>	PC7<25:24>	Yes
	IFS1-So	IEC1-6>	IPC7-28:26>	PC7-25:24>	Yes
	26 27 28 29 30 31	26 FS0-31> 27 FS1-0- 28 FS1-1> 29 FS1-2> 30 FS1-3> 31 FS1-4> 31 FS1-5>	26 FS0-31> EC0-31> 27 FS1-0> EC1-0> 29 FS3-1> EC1-0> 29 FS3-1> EC1-0> 30 FS3-1> EC1-0> 31 FS1-0> EC1-0> 31 FS1-0> EC1-0>	28 FS0-31 EC0-31 PC6-20 to 27 FS1-40 EC1-40 PC6-2020-28 FS1-40 EC1-40 PC6-2020-29 FS1-40 EC1-40 PC7-20 to 27 FS1-40 EC1-40 PC7-20 to 27 FS1-40 EC1-40 PC7-20 TS FS1-40 EC1-40	26 F30-31 E00-31 P06-218 P06-1738 27 F31-0- E01-0- P06-238 P06-1738 28 F31-0- E01-0- P06-238 P06-2324 28 F31-0- E01-1- P07-22 P07-33 20 F31-0- E01-0- P07-23 P07-37 30 F31-0- E01-0- P07-23 P07-37 31 F31-0- E01-0- P07-23 P07-32

Interrupt Source ⁽⁷⁾	160	Wector		Persisten			
Bitempt Source*			Flag	Enable	Priority	Sub-priority	Interrupt
U1E - UART1 Fault	35	32	FS1+7+	EC1-7	IFC8-4.2>	IFC8-10-	Yes
USRX - UARTS Receive Dome	40	32	FS1+0+	IEC1<8>	PC8442>	IPC8+1.0+	Yes
UTTX UARTY Transfer Done	41	32	IFS1<9>	EC149>	IPC0+42>	IPC8+1:0+	Yes
QC18 - QC1 Bus Collision Event	42	33	#\$1<10>	IEC1<10+	IPC8+12:10>	IPC8+9-8+	Yes
I2C15 - I2C1 Stave Event	43	33	#51<11>	IEC1<11>	IPC8+12:10>	IPC8+9.8>	Yes
I2C1M - I2C1 Master Event	44	33	#81<12>	IEC1+12+	IPC8+12:10+	IPC8-9-8>	Yes
CNA - PORTA Input Change Interrupt	45	34	#81<13>	IEC1«13»	IPC8+20:18+	PC8<17:16>	Yes
CNB - PORTB Input Change Interrupt	45	34	#51<14>	EC1<14>	IPC8+20:18>	IPC6<17:16>	Yes
CNC - PORTC Input Change Interrupt	47	34	#S1<15>	IEC1+15>	IPC8+20:18+	PC8+17:16>	Yes
PMP - Parallel Master Port	48	36		IEC1<16+	PC8-2826>	PC8-25-24>	Yes
PMPE - Parallel Master Port Error	43	35		IEC1<17+	IPC8-26:26+	IFC8-25/24>	Yes.
SPIZE - SPIZ Fault	50	36	#\$1<15>	IEC1<18+	IP09-42>	IPC9+1:0>	Yes
SPI2RX - SPI2 Receive Done	-51	36	#\$1<19>	IEC1<19>	IPC9+42>	IPC9+1.0+	Yes
SPI2TX - SPI2 Transfer Done	52	. 36	#51+20+	IEC1-20×	IP09-14.2>	IPC9+1.0+	Yes
U2E - UART2 Error	53	37	F31<21>	IEC1-21>	IPC9<12:10+	IPC9-9:8+	. Yes
U2RX - UART2 Receiver	54	37	IF51<22>	IEC1<22>	PCH12:10+	PCH98+	Yes
U2TX UART2 Transmitter	65	37	#S1<23+	IEC1<23+	IPC9<12:10+	IPC9+9:5+	Yes
12C2B - I2C2 Bue Collecton Event	56	38	F51-24>	(EC1-Q4)	IPC9<20:18+	IPC9:17:16>	Yes
12C25 - I2C2 Stave Event	-57	38	F\$1<25>	IEC1<25>	IPC9<20:18+	IPC9<17:16>	Yes
I2C2M - I2C2 Master Event	58	.38	F\$1<26>	IEC1<26>	IPC9<20:16>	IPC9<17:16>	Yes
CTMU - CTMU Event	53	39	IFS1<27>	IEC1-Q75	IPC9<28:26>	IPC9<25/24>	Ties
DMAD - DMA Channel 0	60	40	#31-26»	(EC1-28)	IPC10+4.2>	IPC10<1.0>	No.
DMA1 - DMA Channel 1	61	41	F51+29+	IEC1<29+	IPC10+12:10+	PC10<9:8+	No
DMA2 - DMA Channel 2	62	42	#\$1<30>	IEC1<30>	(PC10<20:18>	PC10<17.16>	No
DMA3 - DMA Channel 3	63	43	F\$1<31>	IEC1<31>	IPC10-28:26>	PC10<2524>	No
		Love	n Natural C	rder Priority			-

- Input capture: counts pulses until rising/falling edge to determine duty factors, measure Pulse width etc.

- Output compare: like alarm clock, create signal after predefined time has elapsed. Make PWM

- OSCCON - oscillator function bit 21 – PBDIVRDY and 20/19 PBDIV

PBDIV divides SYSCLK by 1, 2, 4, 8 (default) for 00, 01, 10, 11

- Core timer - uses COUNT and COMPARE registers can be used to generate interrupt when COMPARE = COUNT. Interrupt 0.

COUNT has ½ frequency of SYSCLK.

f _{cr} =	f _{sysclk}	Т_ст =	2X (COMPARE)
-01	2X (COMPARE)	GI .	f _{sysclk}

- CPO GET COUNT(), CPO SET COUNT(value), CP0_GET_COMPARE(), CP0_SET_COMPARE(val).

- Timers: PIC32 has TMR1-TMR5. - Type A Timer: TMR1 sync/async 16-bit

- Type B Timers: TMR2- TMR5 syn 16-bit but can be Combined, 2/3 & 4/5 to use as 32-bit

Type A: T1CON

bit 15	ON: Timer On be ⁽¹⁾ 1 = Timer is enabled 0 = Timer is disabled
bit 14	Unimplemented: Read as 'o'
bit 13	SIDL: Stop in Idle Mode bit 1 * Discontinue module operation when the device enters Idle mode 0 * Continue module operation when the device enters Idle mode
bit 12	TWDIS: Asynchronous Timer Write Disable bit
	1 = Writes to Timer1 are ignored until pending write operation completes o = Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)
ы 11	TWIP: Asynchronous Timer Write in Progress bit In Asynchronous Timer mode: 1 = Asynchronous write to the Timer1 register in progress 2 = Asynchronous write to Timer1 register is complete
	In Synchronous Timer mode: This bit is read as 'o'.
k 10-8	Unimplemented: Read as 's'
bit 7	TCATE: Timer Gated Time Accumulation Enable bit When TCS = 3. The bit is ignored. When TCS = 0: i * Calor dires accumulation is enabled o = Calor dires accumulation is deabled
hit fi	Unimplemented: Read as 'o'
bit 5-4	TCMPS-t170+: Timer input Clock Prescale Select bits 11 = 1266 prescale value 10 = 164 prescale value 01 = 135 prescale value 00 = 115 prescale value 00 = 115 prescale value
REGIST	ER 12-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED) Unimplemented: Read as 'o'
bit 2	TSYNC: Timer External Clock Input Synchronization Selection bit

- Input Capture: PIC32 has 5

ADD 1 TO PRy

Type B: TxCON, x = [2,5]


Input Capture: ICxCON, x = [1,5]

Output compare – OCxCON, x = [1,5]

- Square Wave Calcs: final frequency / 2 - half period - RPM: Let N = number of "equally spaced events"

f_tmr = timer frequency ticks = TMRx(new) - TMRx(old)

RPM = 60 / (N * (ticks/f_tmr))
- Watchdog timer – STWD100



able 9-3; WD	VDT Time-out Period vs. Postscaler Settings						
FWDTPS<4:0>	Postscaler Ratio	Time-out Period					
00000	1:1	1 ms					
00001	1:2	2 ms					
00010	1:4	4 ms					
00011	1:8	8 ms					
00100	1:16	16 ms					
00101	1:32	32 ms					
00110	1:64	64 ms					
00111	1:128	128 ms					
01000	1:256	256 ms					
01001	1:512	512 ms					
01010	1:1024	1.024 s					
01011	1:2048	2.048 s					
01100	1:4096	4.096 s					
01101	1.8192	8.192 s					
01110	1:16384	16,384 s					
01111	1:32768	32.768 s					
10000	1:65536	65,536 s					
10001	1:131072	131.072 s					
10010	1:262144	262.144 s					
10011	1:524288	524.288 s					
10100	1:1045876	1048.576 s					

DEVCGF1 – **FWDTEN** 1 = on

GFI – FWDTEN I = on

Unimplemented: Read as 'o'
CMR: Configuration Instandant Reset Flag bit

1 = Configuration Instandant Reset Flag bit

1 = Configuration Instandant Reset has occurred

VREG's: Voilage Repulator Standardy Enable bit

1 = Regulator is enabled and is on during Steep mode

EXTR: External Reset (RECLR) Pin Flag bit

1 = Master Clear (pin) Reset has occurred

5 Master Clear (pin) Reset has not occurred

5 WRT: Software Reset Flag bit

1 = Software Reset was executed

Unimplemental: Read as 'o'
WDTO: Watchdog Timer Time-out Plag bit

1 = WDT Time-out has occurred

0 = WDT Time-out has not occurred

5 LEEP: Water Form Sieep Flag bit



 $sun PWM Resolution (bsts) = \frac{log_{10} \left(\frac{FP6}{FPWM \bullet TMRy \bullet Prescaler bits} \right)}{}$

Max RES^^ DON'T ROUND/TRUNCATE

Serial Peripheral Interface (SPI) - Full Duplex Inter Integrated Circuits (1^2C) - Half Duplex MOSI – Master Out Slave In (Data out)

MISO - Master In Slave Out (Data in)

SCK - Serial clock SS# - Slave Select

Bit Range	Bik 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	RWG	RW-0	AWG	A/III-O	AW-0	RW-5	AWG	RW-0
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<21	(a)
	RW-0	U-0	U-0	U-0	U-0	U-0	R199-0	RW-0
23:16	MCLKSEL ^{GS}	-	-	-	-	-	SPIFE	ENHBUF ^Q
	RW-0	U-0	R/W-0	8/640	R/W-0	RW-0	R/W-0	RW-0
15:8	ONP	-	SIDL	DISSDO	MODE32	MODE16	SMP	CKEITI
	RWO	RW-0	RWIG	RIBO	RVIII-O	RWG	RIMO	RW-0
7:0	SSEN	CKPR	MSTEN	DISSDI	STXISE	L<10>	SRXS	EL<1.0>

When using the 1.1 PDCLK down the seath's otherwell hold do trail or with the people with SFRs in the SYCRX of pix remarkably filtering the mirrorison that down the mobile? CM to the SCRX of the remarkably filtering the interference of down the mobile? CM to the SCRX of the SCRX of

EN = 1): spled at end of data output time at middle of data output time

15.8

Note 1: This bit can only be written when the CN bit = 0 2: This bit is only valid for AUDEN = 1.

 $F_{SCK} = \frac{F_{RS}}{2 + (SPSSRG+1)}$

- SPIxBRG<0:8> - Baud rate register

Range	31/23/15/7	30/22/14/5	29/21/13/5	8k 28/20/12/4	8k 27/19/11/3	Bit 26/18/10/2	Bit 25175/1	8k 2446/80
31.24	U.0	U-0	U.0	F-0	R-G	RO	R.O.	R0
		-		80	R	XBUFELM-4	0> 8.0	80
23:16	-	-	-		T	XBUFELM<4:	(b)	
15.0	0.0	U-0	U-0	FRMERR	R-0 SP1BUSY	0.0	U-0	80 SPITUR
7:0	8.0	RWG	8.0	U-0	8.1	U-0	8.0	8.0
	SRMT	SPIROV	SPIREE	-	SPITBE	-	SPITEF	SPIRBF
gend:			C = Clearabi		HS = Set in			
	dable bit se at POR		W = Writable 'T' = Bit is se		U = Unimpli '0' = Bit is c	emented bit, re	ead as '0' x = Bit is un	
				M.	U - De a c	reareo	X - DE IS UN	KINDWIS
31-29 28-24	Unimplement RXBUFELM+	ned: Read as	o" e Buffer Elem	ent Count bit	s (valid only	when ENHBU	F = 1)	
23-21	Unimplemen	ited: Read as	'0'					
	TXBUFELM« Unimplement			nent Count bit	ts (valid only	when ENHSU	(F = 1)	
12	FRMERR: SF	1 Frame Erro	status bit					
	1 = Frame en	ror detected e error detecte						
	This bit is only	y valid when F	RMEN = 1.					
11	SPIBUSY: SP	PI Activity Stat	us bit sty busy with	some transa	rtions			
	1 = SP1 peripi c = SP1 peripi							
10-9	Unimplemen							
8	SPITUR: Trac	nsmit Under R buffer has end	lun bit ountered on	underrun cor	office			
	o = Transmit	buffer has no	underrun con	dition				
	This bit is only and re-enable	y valid in Fram no (ON bit =)	ed Sync mod) the module	le; the under or writing a	on condition of to SPITUR	must be cleare R.	ed by disablin	g (ON bit = o
7	SRMT: Shift F	Register Empt	y bit (valid on	ly when ENH	BUF = 1)			
	s = When SP	I module shift I module shift	register is en register is no	ngity of empty				
6					_			
	sPIROV: Red s = A new da the SPtd	ta is complete BUF register.	ty received a	nd discarded	The user so	iffware has no	t read the pri	evious data i
	This bit is set module, or by	writing a 'o' t	o SPIROV.			.,		
5	1 = RX FIFO	FIFO Empty It is empty (CRI is not empty (oit (valid only PTR = SWPT	when ENHBI R)	(F = 1)			
4	o = RX FIFO Unimplemen	is not empty (CRPTR = SV	VPTR)				
		Pl Transmit		- Status hit				
	1 = Transm	nit buffer, SP	btTXB is em	pty				
		nit buffer, SP						
	Automatica	illy cleared in	hardware v	when SPIxB	rs data from UF is writter	n to, loading	SPtxTXB.	
	Automatica Unimplem	illy cleared in ented: Read	hardware v las 'o'	when SPIxB	rs data from UF is writter	n to, loading	SPIxTXB.	
	Automatica Unimplem SPITBF: S	illy cleared in ented: Read Pl Transmit I	hardware v Las 'o' Buffer Full S	when SPtxB Italius bit	rs data fron UF is writte	n SPIXIXB to n to, loading	SPIxTXB.	
12	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm	illy cleared in ented: Read PI Transmit I nit not yet sta nit buffer is n	hardware v l as 'o' Buffer Full S start SPITX	when SPtxB Italius bit	rs data from UF is writter	n SPIXTAB to n to, loading	SPIxTXB.	
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B	ally cleared in ented: Read PI Transmit I nit not yet sta nit buffer is ni luffer Mode:	hardware v Las 'o' Buffer Full S rted, SPITX ot full	when SPtxB ltatus bit B is full	UF is writte	n to, loading	SPIxTXB.	ODTVD
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica	ifly cleared in ented: Read PI Transmit I nit not yet sta nit buffer is ni luffer Mode: ifly set in han ifly cleared in	hardware v l as 'o' Buffer Full S rted, SPITX ot full dware when hardware v	when SPtxB ltatus bit B is full	UF is writte	n to, loading SPIBUF local ansfers data	SPIxTXB.	SPITXB.
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced	ally cleaned in ented: Read PI Transmit I nit not yet sta all buffer is n luffer Mode; ally set in han ally cleaned in Buffer Mode:	hardware v l as 'o' Buffer Full S rted, SPITX ot full dware when hardware v	when SP0xB itatus bit B is full in the core wi when the SP	UF is written	n to, loading	SPIxTXB.	SPITXB. B to SPISR
11	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced Set when C	ally cleared in ented: Read PI Transmit I nit not yet sta it buffer is n luffer Mode; ally set in har ally cleared in Buffer Mode; CWPTR + 1 =	hardware v Las 'o' Buffer Full S eted, SPITX ot full dware when hardware v SRPTR; cl	when SP0xB itatus bit B is full in the core wi when the SP leared other	UF is written	n to, loading	SPIxTXB.	SPITXB. B to SPISR
11	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced Set when C SPIRBF: S 1 = Receive	ally cleared in ented: Read PI Transmit I nit not yet sta all buffer is n fuffer Mode; all y cleared in Buffer Mode CWPTR + 1 i PI Receive I e buffer. SPI e buffer. SPI	hardware v Las 'o' Buffer Full S Inted, SPITX of full dware when hardware v SRPTR; cl 3uffer Full St xRXX8 is full	when SP0xB tatus bit B is full in the core wi when the SP leared other tatus bit	UF is written	n to, loading	SPIxTXB.	g SPITXB. 18 to SPISR
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced Set when C SPIRBF: S 1 = Receiv 0 = Receiv	ally cleared in ented: Read PI Transmit I nit not yet sta nit buffer is m luffer Mode; ally set in har ally cleared in Buffer Mode; CWPTR + 1 : IPI Receive I e buffer, SPI e buffer, SPI e buffer, SPI e buffer, SPI	hardware v Las 'o' Buffer Full S Inted, SPITX of full dware when hardware v SRPTR; cl 3uffer Full St xRXX8 is full	when SP0xB tatus bit B is full in the core wi when the SP leared other tatus bit	UF is written	n to, loading	SPIxTXB.	SPITXB. B to SPISR
11	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced SPIRBF: S 1 = Receiv 0 = Receiv Standard B Automatica	ally cleared in ented: Read PI Transmit I it not yet sta all buffer Mode; ally set in har ally cleared in puffer Mode; WPTR + 1 i PI Receive I e buffer, SPI e buffer, SPI utiffer Mode; ally set in har	hardware vi as 'o' Buffer Full S stred, SPITX of full dware when hardware vi SRPTR; cl 3uffer Full S skROS is full skROS is not dware when	when SPIxB Itatius bit B is full In the core with the SPI leared other takus bit If full In the SPI mo	UF is written thes to the 5 module tri wise	n to, loading SPIBUF local ansfers data	SPtxTXB.	
11	Automatica Unimplem SPITBF: Si 1 = Transm 0 = Transm Standard B Automatica Enhanced Set when C SPIRBF: Si 1 = Receiv 0 = Receiv Standard B Automatica Automatica	ally cleared in ented: Read PI Transmit Init not yet sta it not yet sta it buffer is not ally set in hardly cleared in Buffer Mode: WPTR + 1 · INPTR exceive if e buffer, SPI e buffer, SPI utilite Mode: ally set in hardly cleared in hardly slifty set in hardly cleared in	hardware vi las 'o' Buffer, Full S urted, SPITX of full dware when s SRPTR; cf Suffor Full S scrools is full scrools is full scrools is not dware when s hardware vi	when SPIxB Itatius bit B is full In the core with the SPI leared other takus bit If full In the SPI mo	UF is written thes to the 5 module tri wise	n to, loading SPIBUF local ansfers data	SPtxTXB.	
10	Automatica Unimplem SPTBF: St 1 = Transm 0 = Receiva Automatica Enhanced 1 = Receiva 0 = Receiva Automatica Au	ally cleared in easted: Read PI Transmit I sit not yet stat at buffer is no suffer Mode. SWPTR + 1: PIPI Receive B e buffer, SPP utfer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty SPP Her Mode;	hardware vi as 'o' Buffer Full S rited, SPITX of full dware when hardware vi SRPTR; cl Suffer Full S sp008 is full sp008 is not dware when hardware vi CRPTR; cl	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 3 1 module tr wise dulle transfe dulle transfe	n to, loading SPIBUF local ansfers data	SPtxTXB.	
10	Automatica Unimplem SPITES 1 = Transm 0 = Transm Standard B Automatica Enhanced Set when C SPIRES: 3 1 = Receiv Standard B Automatica Automatica Enhanced Enhance	ally cleared in easted: Read PI Transmit I sit not yet stat at buffer is no suffer Mode. SWPTR + 1: PIPI Receive B e buffer, SPP utfer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty SPP Her Mode;	hardware vi as 'o' Buffer Full S rited, SPITX of full dware when hardware vi SRPTR; cl Suffer Full S sp008 is full sp008 is not dware when hardware vi CRPTR; cl	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 3 1 module tr wise dulle transfe dulle transfe	n to, loading SPIBUF local ansfers data	SPtxTXB.	
11 10	Automatica Unimplem SPTBF: St 1 = Transm 0 = Receiva Automatica Enhanced 1 = Receiva 0 = Receiva Automatica Au	ally cleared in easted: Read PI Transmit I sit not yet stat at buffer is no suffer Mode. SWPTR + 1: PIPI Receive B e buffer, SPP utfer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty SPP Her Mode;	hardware vi as 'o' Buffer Full S rited, SPITX of full dware when hardware vi SRPTR; cl Suffer Full S sp008 is full sp008 is not dware when hardware vi CRPTR; cl	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 3 1 module tr wise dulle transfe dulle transfe	n to, loading SPIBUF local ansfers data	SPtxTXB.	
ii io	Automatica Unimplem SPTBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced Set when C SPIRBF: S 1 = Recein- 0 = Recein- 0 = Recein- Automatica Automatica Automatica Standard B Automatica Automatica Standard S Standard S Standard S Standard S Standard S Standard S S S S S S S S S S S S S S S S S S S	stly cleared in enteric Read PI Transmit I I Transmit I I I I I I I I I I I I I I I I I I I	hardware vi las 'o' las 'o' las 'b' vi sted, SPITX of full dware when hardware vi SRPTR; cl 3uffer Full SI xROSS is full xROSS is not dware when hardware vi CRPTR; cl paratio	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 5 1 module tr wise dulle transfe UF is read f	n to, loading SPIBUF local ansfers data	SPtxTXB.	
ii io	Automatica Unimplem SPITBI: S 1 = Transm S 1 = Transm Standard B Automatica Automatica Enhanced Set when C SPIRBI: S 1 = Receiv 0 = Receiv 0 = Receiv Standard B Automatica Automatica Automatica Enhanced Set when S 32 has 3 CON Unimplem ON: Comp	sly cleared in ented: Read PI Transmit II Transmit II II Transmit II	hardware v as 'o' las 'o' buffer Full S rted, SPITX of full dware when hardware v SRPTR; cl suffer Full S suffer Full S suffer Sul S sul	when SPIxB tatus bit IB is full In the core with the SPI teared other tatus bit full In the SPI mowhen SPIxB teared other SPIxB teared other DPS	UF is writte ittes to the 5 1 module tr wise dulle transfe UF is read f	n to, loading SPIBUF local ansfers data	SPtxTXB.	
it 1 C3 VR	Automatica Unimplem STITBI: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced SPIRBI: S 1 = Receive 0 = Receive Standard B Automatica Automatica Automatica SPIRBI: S 1 = Receive Standard B Automatica Standard B Automatica Standard B Automatica Standard B Automatica Con Set when S Unimplem ON: Comp 1 = Module 1 = Module	sly cleared in sly cleared in sented: Read PI Transmit in 1 or yet statut in 1 or yet statut buffer is no fulfer Mode; sly set in has sly cleared in Suffer Mode 2007FTR + 1 - 1 PI Receive I e buffer, SPI e buffer, SPI e buffer, SPI or buffer Mode; sly set in has sly cleared in buffer Mode; sly set in has sly cleared in Buffer Mode; sly compared to the suffer SPI or buffer Mode; sly set in has sly cleared in buffer Mode; sly compared to the suffer SPI or suffer Mode; sly set in has sly cleared in the suffer Mode; sly set in has sly cleared in the suffer Mode; sly set in has sly cleared in the suffer Mode; sly set in has sly cleared in the suffer Mode; sly sly sly set in has sly cleared in the sly	hardware v as 'o' buffer Full S sted, SPITX of full dware when hardware v SRPTR; cl suffer Full S spots Full S spots full S spots so dware when hardware v CRPTR; cl as 'o' e Reference	when SPIxB tatus bit B is full in the core we when the SPI leared other tatus bit if the SPI mo when SPIxB leared other DTS Cn bit ⁽¹⁾	UF is writte tibes to the 5 1 module tri wise dulle transfe UF is read 5	n to, loading SPIBUF local ansfers data	SPtxTXB.	
10 1C3 VR	Automatica Variante Setting: La Trainer Sardard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica Sereceir La Receir Sardard B Automatica Sardard B Automatica Automatica Automatica Sardard B Automatica Automatica Automatica Sardard B Automatica Automatica Sardard B Automatica Sarda	sly cleared in entert. Read PI Transmit in the total state of the tota	hardware vi las 'o' buffer Full S erted, SPITX of full s SRPTR; ci s SRPTR; ci s SRPTR; ci s SRPTR; ci s SRPTR; ci s SRPTR; ci s full s fulll s full s full s full s full s full s full s full s full s full	when SPOdB tatus bit B is full the core was when the SPI feleared other tatus bit full in the SPI mo when SPOdB eared other DTS On bis ⁽¹⁰⁾ to the consume of	UF is writte ities to the 5 1 module tr wise dule transfe UF is read 5 wise e register.	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
10 IC3 VR	Automatica SPITBE: S 1 = Transer 0 = Transer Standard B Automatica Enhanced I Set when C SPIRBE: S 1 = Receiv 1 = Receiv Standard B Automatica Automatica Automatica Enhanced I Set when S 2 has 2 CON 1 when S 5 Unimplem ON: Comp 1 = Module Setting 0 = Module Setting 0 = Module Clearin 0 = Receiv Set when S	sly cleared in entertied. Read PI Transmit in the properties of th	hardware vi las 'o' buffer Full S stad, SPITX of full dware when hardware v SRIPTR; cl suffer Full S suf008 is full suf008 is full dware when hardware v CRIPTR; cl parato as 'o' e Reference not affect of ind does not is not affect of ind does not is not affect.	when SPOdB tatus bit B is full the core was when the SPI feleared other tatus bit full in the SPI mo when SPOdB eared other DTS On bis ⁽¹⁰⁾ to the consume of	UF is writte ities to the 5 1 module tr wise dule transfe UF is read 5 wise e register.	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
10 IC3 VR	Automatica Unimplems SPITBF: S 1 = Transim 0 = Transim Sandard B Automatica Automatica Enhanced Set when C SPIRBF: S 1 = Receive 0 = Receive Standard B Automatica Automatica Enhanced Set when S 2	sly cleared in electric Read PI Transmit in International PI Transmit in Int yet statistics of the International PI Transmit in International PI International	h hardware vi las 'o' buffer Full S rised, SPITX of full dware when i hardware vi SRPTR; ci SRPTR; ci SRPTR; ci SRPTR; ci CRPTR; ci PATATO as 'o' e Reference not affect of and dware when s in o' affect of as 'o' s not affect of as 'o' s not affect of as 'o' s not affect of as 'o' be reference not affect of as 'o' be reference not affect of as 'o' be b	when SPbB tatus bit IB is full in the core washen the SPI income tatus bit if full in the SPI income SPbB income SPbB income SPbB income other bit in the SPI income other bits in the consume of the other bits in the consume of the other bits in t	UF is writte ities to the 5 1 module tr wise dule transfe UF is read 5 wise e register.	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
10 IC3 VR	Automatica Unimplems SPITEF: S 1 = Transism 0 = Transism Standard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica SIERRER: S 1 = Receino 0 = Receino Standard B Automatica Automatica Enhanced Sat when S 2 has 3 CON 5 Unimplem ON: Comp 1 = Module Setting 0 = Module Celarin Unimpleme CWROE: C 1 = Voltaine C	sly cleared in extended and the property of th	hardware vi las 'o' buffer Full S ried, SPITX of full dware when hardware v SRPTR; cl SUBS is not dware when hardware v CRPTR; cl Parato as 'o' e Reference not affect or so not affect or so is not so is not so is not does not so is not so is so is not so is not so is not so is not so is not so is not so i	when SPDsB tatus bit IB is full in the core wawhen the SPI learned other tatus bit in the SPI mowhen SPDsB learned other DTS On bit ⁽¹⁰⁾ On bit ⁽¹⁰⁾ Con bit in the consume of the other bits in the consume of the other bits in the other bits	UF is written its to the 1 it module transfe wise wise wise e register. urrent, in the regis	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
110 100 VR	Automatica Unimplems SPITBF: S 1 = Transim 0 = Transim Sandard B Automatica Enhanced I Set when C SPIEBE: S 1 = Receive 0 = Receive Slandard B Automatica Enhanced I Set when C Sundard B Automatica Automatica Enhanced I Set when S 1 = Receive SI = Recei	sly cleared in sly cleared in sly cleared in senter. Read it into tyet state it buffer is not the sly set in the sly set in the sly set in har sly cleared in Buffer Mode. Why set in har sly cleared in Buffer Mode who should be suffer. SPIP Receive be buffer. SPIP in the sly cleared in Buffer Mode who should be suffer. SPIP and suffer Mode who should be suffer. SPIP and suffer Mode who should be suffered in section of the suffered suffered in suffered suffere	hardware vi las 'o' buffer Full S rised, SPITX of full dware when i hardware vi SRPTR; ci Suffer Full S suffer Full S suffer Full S suffer S suffer Full S suffer S s	when SPDsB tatus bit IB is full in the core wawhen the SPI learned other tatus bit in the SPI mowhen SPDsB learned other DTS On bit ⁽¹⁰⁾ On bit ⁽¹⁰⁾ Con bit in the consume of the other bits in the consume of the other bits in the other bits	UF is written its to the 1 it module transfe wise wise wise e register. urrent, in the regis	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
110 100 VR	Automatica Unimplems SPITE: S 1 = Transem SPITE: S 2 = Transem Sendard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica SPIREER: S 1 = Recein- SIA-Automatica Automatica CON 5 Unimpleme CON 5 Unimpleme CUN 5 Unimpleme CUN	sly cleared in extended the control of the control	thardware vi hardware vi las 'o' buffer Full S street, SPITX of full dware when thardware vi SRPTR; cl Sauffer Full StdOOB is full stdOOB is full stdOOB is not dware when thardware vi CRPTR; cl parato as 'o' as Reference not affect of and does not so not affect as so o' all the street when the street	when SPbB tatus bit B is full in the core washen the SP learned other tatus bit in the SPI month and SPbB learned other DTS On bit 100 her bits in this consume of the other bits on the consume of the other bits in the consumer bits in the	UF is written to the S to the	in to, loading SPIBUF local ansfers data ers data from reading	SPtxTXB.	
IC3 VR	Automatica Unimplems SPITEF: S 1 = Trainin SPITEF: S 1 = Trainin Sendard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica SPITEF: S 1 = Recein 0 = Recein SIANDARIA SIANDARIA SIANDARIA CON Unimplems UNIMPL	sly cleared in sly cleared in sly cleared in sentend: Read PI Transmitt in 1 not yet star of buffer in a hutler know, and the sly cleared in Buffer Mode. Willy set in hardy cleared in Buffer Mode. WINTTR + 1 or buffer Mode. WINTTR + 1 or buffer. SPIP Receive to e buffer. SPIP Receive to e buffer. SPIP Receive to buffer. SPIP Receive to buffer. SPIP Receive to SIMPTR + 1 of a buffer. Mode. WINTTR + 1 or buffer. SPIP set in the subject to buffer. SPIP set to buffer. SPIP set buffer. Mode. WINTTR + 1 or set buffer. SPIP set buffer. Mode. WINTTR + 1 or set buffer. SPIP set buffer. SPIP set	hardware full as "o" buffer Full S PITK as "	when SPIsB Itanus bit tanus bit tanu	UF is written to the S to the	in to, loading SPIBUF local ansfers data ers data from reading	SPtxTXB.	
IC3 VR	Automatica Unimplem SPTER: S 1 = Transen SPTER: S 1 = Transen 0 = Transen Standard B Automatica Enhanced i Set when C SPREE: S 1 = Receive 0 = Receive 1 = Receive	shy cleared in shy cleared in shy cleared in sentential. Read PI Transmit I will not yet at all at a six buffer in one will be suffer. Mode: 200 PTR + 1 - 1 PI Receive I PI PI PI Receive I PI PI PI Receive I PI P	hardware y buffer Full SPITE as "o" buffer Full SPITE dware when hardware y SPITE ci. ci. SPITE ci. SP	when SPIdB Is full as	UF is writtee to the to the to the to the to the to the to module to module to module to another write write and the transfer or the module to mean to the module to the transfer or the module to the transfer or the transfe	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
IC3 VR 131-11 115	Automatica Unimplems SPTEF: S 1 = Transen SPTEF: S 1 = Transen 0 = Recein Sandard B Automatica Automatica Automatica SPREF: S 2 has 2 CON 5 Unimplem ON: Comp 1 = Modulus Setting 0 = Modulus Setting 0 = Modulus CVNR C 1 = Voltage CVNR C 1 = Voltage CVNR C 1 = 0 to 0 6 0 = 0 25 C CVNS S: C 1 = Gompa 0 = Compa	by clased in order of the control of	hardware 'Julian' and 'Julian'	when SPluB is full. In the core is an interest of the core in the core is an interest of the core in the core is an interest of the core in the core in the core is an interest of the core in the core in the core is an interest of the core in the core i	UF is writtee to the 1 in oddle to the 1 in oddle to the 2 in oddle to the 2 in oddle to the 3 in oddle transfer oddle transfe	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
it 1 C3 VR	Automatical University of the Control of the Contro	why cleared in only the control of t	hardware viber as 'o' luther Full as the	when SPUID that is bit and in the core in the core in the shall in the SPI in the shall in the sha	UF is writtee to the 1 in oddle to the 1 in oddle to the 2 in oddle to the 2 in oddle to the 3 in oddle transfer oddle transfe	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
IC3 VR 831-11 815	Automatica Viningheme	why cleared in order to depend on the control of th	hardware value of the state of	when SPuB is full in the core was the core w	UF is written to the 1 to the	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
10 0 IC3	Automatica Viningheme	why cleared in only the control of t	hardware value of the state of	when SPuB is full in the core was the core w	UF is written to the 1 to the	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	

23:16 W = Writable bit U = Unimplemented bit, read as 0° 1° = Bit is set 0° = Bit is cleaned x = Bit is unknown. bit 5 bit 4 D to A: Code Output = K V_{REF} -Resolution = Δ = K V_{REF} = Maximum Output Voltage = K V_{RKF} 2^{N-1} Zero Error – error when input = 0 Full-Scale Error - error when input is the maximum
Relative Accuracy Error - error between actual and the line from output max and output min. Monotonicity - output always increasing as input increases
Settling Time - The required for the output to reach with a D/2 of the stable output when the input changes from 0 to $2^{N}\text{--}1,$ or $2^{N}\text{--}1$ to Offset Error - Error of analog transition point nearest 0 Volts.

Full Scale (Gain) Error - Error of analog transition point farthest from 0 Volts. Differential Nonlinearity Error - The maximum difference between a step D and the constant ideal D. **DNLE = Maximum** $|\mathbf{D_k} - \mathbf{D}|$

discharge a capacitor.
PIC32 A-to-D: 10 bit, up to 16 analog inputs, internal VREF, multiple channel scan, 16-word buffer, 8 conversion formats and can | Channel Scan, 16-word buffer, 8 conversion formats and can run during idle/sleep mode. | | Channel Scan, 16-word buffer, 8 conversion formats and can run during idle/sleep mode. | | Channel Scan, 16-word scan, T = 168 and T = 168 in class

15 = 168 ballyamented: Blast as is 'I' = 68 in class

15 = 168 ballyamented: Blast as is 'I' = 68 in class

15 = 168 ballyamented: Blast as is 'I' = 68 in class

15 = 168 ballyamented: Blast as in class a $\begin{aligned} & \text{Signed voltages: Vad} = (\,\#\,/\,\,1024\,\,) * \text{VREF+} \\ & \circ & (\text{VREF+} - \text{VREF-})\,/\,2 + \text{Vad} \\ & \circ & \text{For fractions add 1 if POSITIVE} \end{aligned}$

A Successive Approximation Register (SAR) is an ADC where each output bit is determined sequentially, starting with the most significant bit (MSB) working down to the least significant bit (LSB) in a binary search algorithm.

Dual-Ramp ADCs use an RC Operational Amplifier Circuit

coupled with a timer to measure the value of an input. Slower but more precise because it needs to charge and

When using 1.1 FBCLK disous, the sure's indexes should not read whether the people will SFR in the SFSCKCK (yet immediately following the instruction that claims the models CNI bit. 85.00M e. 1, without own that it is the the models of the limit of the service

W = Wintable bit U = Unimplemented bit, read as \overline{U} T = Bit is set \overline{U} = Bit is cleared x = Bit is uniform. | R - Readed M2 | W - Visited by W - Underglowered for Name 3 or W - W - Underglowered for Name 3 or W - W - Underglowered for Name 3 or W - W - Underglowered for Name 3 or W - W - Underglowered for Name 3 or W - W - Underglowered for Name 3 or Nam bit 31-16 Unimplemented: Read as 'o' hit 15 ADRC: ADC Conversion Clock Source hit 1 = Clock derived from FRC 0 = Clock derived from Peripheral Bus Clock (PBCLK) bit 14-13 Unimplemented: Read as 'o' bit 12-8 SAMC<4:0>: Auto-Sample Time bits⁽¹⁾
11111 = 31 TAD 00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD 00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD Note 1: This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.
2: This bit is not used if the ADRC (AD1CON3<15>) bit = 1. UsalingAemeeted: Road as 's'
ADM ENI: Automatic Address Detect Mode Enable bit
1 = Automatic Address Detect mode is enabled
0 = Automatic Address Detect mode is disabled
ADDR4729- Automatic Address Nask bits
When the ADM_ENI bit is 's', 'this value defines the add
detection. detection.
UNDSEL*16*: TX Interrupt Mode Selection bits
11 ** Research 60 tot use
11 ** Research 60 tot use
11 ** Research 60 tot use
12 ** Research 60 tot use
13 ** Research 60 tot use
14 ** Research 60 tot use
15 ** Research Bit Continue seates (1) A CENT (InMXCKC+(2+) is 1)

Bit Continue seates(1) A CENT (InMXCKC+(2+) is 1)

Bit

W = Wintable bit U = Unimplemented bit, read as U T = Bit is set U = Bit is cleared x = Bit is uCHMID: Negative Input Select to for Sample B

1 * Channell Oregative Input Select

2 * Channell Oregative Input is ANI

3 * Channell Oregative Input is ANI

10 * Channell Oregative Input is ANI

1111 * Channell Openitive Input Select Date for Sample B

1111 * Channell Openitive Input Select Date for Sample B

1112 * Channell Openitive Input is ANI

1101 * Channell

CSSL = ANx, where ½ = 0.12, CSSL13 selects CTMU input for scan; CSSL14 selects NMerr for scan; CSSL15 selects VSs for scan.

violes 2 Settlets violated from the Settlet Settlet

10g to 600 larges 200 ns 200 ns 6 6 km 2 50 vis large 10g large 1	AC CHAR	ACTERISTIC	5 ⁽³⁾	Standard Operating Conditions (see Note 2): 2.5V to 3.6V (unless otherwise states) Operating temperature = 40°C ≤ Tx ≤ +85°C for industrial +80°C ≤ Tx ≤ +95°C for V-homp						
Light to 400 hages 200 are 200 are 5.6 Mily 2.50 fe and 2.50 fe an	ADC Speed	Tall Min.		Rs Max.	Voo	ADC Channels Configuration				
Name 1: External Viola- and Viola- pers must be used for correct operation. 3. The AGC mode in Sectional of Violance Vivol - 20 to 10 and 10	1 Maps to 400 kaps ²	65 m	132 ms	5000		~		.08		
2. These parameters are characterized, but not lease for instandancing. 3. The AGC nodes in a shortward of triconic vivic or 2.0 ft, but will eight parameters to these sitems sitems used, and the fundamental performance. Unless sitems district modes fundamental performance to these sitems sitems district modes fundamental performance. The performance of the sitems of the sitem	Up to 400 ksps	200 ms	200 ms	5.0 kg		-S- S-	9			
AC CHARACTERISTICS Sandard Operating Conditions (see Note 6): 2.PV to 2.6 Juniors otherwise stated) Operating impropulate: 4PC 5 To 5 -8PV C for industrial 4PC 5 To 5 -8PV C for industrial 4PC 5 To 5 To 5 -8PV C for industrial 4PC 5 To 5 T	2: These pa 3: The ADC stated, m	rameters are module is fun odule function	characterized ctional at Visc sality is tested	but not lest rase < Voo- but not cha	ed in manufi 2.5V, but w racterized.	acturing ith degrade		ance. Unless otherw		
	0.300000000000	0.00	JANUAR CO	Stand	and Operati	ing Conditi e stated) stare -40	cons (see	85°C for Industrial		
		Chara	cheristics	Min.	Typical	Mac.	Units	Conditions		
	ADSO THE A	DC Clock Fee		66			799	See Table 50-35		

AC CH	MACTER	ustics	Standard Operating Conditions (see Note 4): 2.5V to 3.6V (unless otherwise stated) Operating temperature -40°C s TA s +65°C for Industrial -40°C s TA s +155°C for V-Average							
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions			
Clock Parameters										
AD50	TAD	ADC Clock Ferrod ⁽²⁾	66.	-	-	THIS .	See Table 30-35			
Conver	sion Rate									
AD55	toowir	Conversion Time	-	12 Txo	-	-	-			
ACVSA	FONV.	Throughput Rate	-		1000	Anps.	AV06 = 3.0V to 3.6V			
	(Sampling Speed)	-	-	400	Asps	AV00 = 2.5V to 3.6V				
AD57	TSAMP	Sample Time	TTIO	-	-		Tower must be 2 132 m			
Timing	Paramete									
AD60	f#cs .	Conversion Start from Sample . Trigger ^{ER}	-	1.0 To	-	-	Auto-Convert Trigger (\$8R0<2:0==111) not selected			
AD61	1998	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	-	1.5 To	-	-			
ADI(2	1088	Conversion Completion to Sample Start (ASAM × L) ⁽³⁾	-	0.5 Txo	-	-				
ACHS	topu	Time to Stabilize Analog Stage from ADC Off to ADC Ox ⁽⁷⁾	1.5	77	2	10	- 50			

 Characherized by design but not between
 The ADC module is functional at Viscinate < Voo < 2 5V, but with stated, module functionality is tested, but not characterized. ation 17-1: ADC Conversion Clock Period

 $T_{AD}\approx 2\bullet (T_{Fg}\bullet (ADCS*1))$ $ADCS = \left(\frac{T_{AD}}{2 * T_{PB}}\right) - 1$

Equation 17-2: Available Sampling Time, Sequential Sampling

 $T_{SMP} = TriggerPulseInterval(T_{SEO}) - ConversionTime(T_{CONT})$ $T_{SMP} = T_{SEO} - T_{CONT}$ Note: Tisco is the trigger pulse interval time.

UARTS:

character has been read.

Underrun Condition – The UART's transmit buffer is empty

Overrun Error - A new character has arrived before previous

Baud Rate: Symbols per second

while communication has been taking place.

while communication has been taking place.

Framing Error – Start and/or stop bits are in error. That is, the line is not low where a start bit should be, or it is not high where

the stop bit(s) should be located.

Parity Error – The parity bit (if present) is not the value should be for the transmitted data bits.

Break Condition – A certain number of consecutive 0's (generally more than a complete character) have been received. Can be sent intentionally to tell the receiver communication is finished.

| 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | | 15.8 | NIVE |

** SUA in distincted
 ** SUATE of the distincted for VGRTS the pelfe
** Tables I have inclusion for VGRTS the pelfe
 ** SURTED in an in Price Control mode
 ** SURTED in an in Price Control mode
 ** SURTED in an in Price Control mode
 ** SUBJECT Control mode
 ** SUBJECT CONTROL MODE (I make in Mode in

a - De test sommenten de dabelle de rompleted UTEXE, Tressent Gabelle Service (SERVE) (SERV a. Tissues and may be a control of the control of the control of the three the control of the co | Supple | S bit 31-16 Unimplemented: Resid as '0' bit 15-0 BRG-15-0-: Based Rate Divisor bits. Equation 21-1: UART Baud Rate with BRGH = 0 Band Rate $\approx \frac{F_{PR}}{16 \cdot (UrBRG + 1)}$ $UtBRG = \frac{F_{PB}}{16 \cdot BondRate} - 1$

Note: F_{pg} denotes the PBCLK frequency.

If BRGH = 1 then replace 16 with 4 ^.

Stepper Motors:
- Unlike many motors, they have full torque at stand-still and have excellent response to starting, stopping, and reversing.

- They don't need brushes for commutation, so they

have a longer motor life depending primarily on bearing and coil life.

- They can achieve very low speeds and only require

- Furthermore, their speed is determined by the period of these pulses, not by their voltage.

- Disadvantages:
Resonance can be a problem if not controlled.

Nesonance can be a problem in not contained.

Do not perform as well for high-speed applications.

Stepping Modes:

Wave Drive Mode: one by one A - B - A' - B'

Full Step Drive: 2 at a time AB - BA' - A'B' - B'A

Half Step Drive: combo of above two AB-A-BA'-A'-A'B'-B'-B'A-A'

B'A-A'

Half Step Drive: combo of above two AB-A-BA'-A'-A'B'-B'-B'A-A'
B'A-A'
Micro Stepping: smaller step sizes
Stator – Stationary (generally) part of the motor held in place by the outer casing of the motor.
Rotor – Inner part that rotates in response to changes in the activation pattern. It is supported at each end by bearings and includes a projecting shaft for the connection of the load.
Stator Teeth – Radial projections on the stator which provide a more precise path for the magnetic flux to flow between the stator and the rotor and produce the motor's movement.
Rotor Teeth – Radial projections on the rotor which are also used to provide a path for the magnetic filed that produces the motor's movement.
Multi-Stack Variable Reluctance: rotor teeth lose to (not equal) stator is multiple of phases.

stator is multiple of phases.

Step Size =
$$\frac{360^{\circ}}{\Phi t}$$
 where $\frac{\Phi}{t}$ = Number of Phases t = Number of Rotor Teeth

Tooth Pitch =
$$^{360^{\circ}}/_{12}$$
 = 30°

