- eptions:

 come in one of two types: interrupts and resets

 can be caused by illegal or erroneous instructions software
- can be caused by illegal or erroneous instructions software
 is a break in normal program flow.
 can be divided into two types: Hardware interrupts, e.g. an external interrupt when a pin changes, and Software interrupts, e.g. a divide by zero occurs*

Interrupts can be divided into two types: asynchronous which can happen time, and synchronous which occur at predetermined intervals.

Trying to execute an illegal instruction produces a software interrupt.

Another name for a software interrupt is a **trap** because it can catch a problem with a software instruction

y are interrupts so important when dealing with I/O? That is, what do interrupts w that polling does not errupt will stop. polling will continue even though an interrupt was detected

A interrupt is an exception which saves the current processor state before executing the service routine

Which of the following are potential sources for maskable interrupts? port H,J,P,PWM,SPI,SCI

There are two types of interrupts which are determined by their timing. An example if an **Asynchronous** interrupt is when a process detects an error condition. An example of a **Synchronous** interrupt is a timer used to write to a display at specified periodic intervals.

There are two types of interrupts which are determined by their timing. **Synchronous** interrupts can be used to switch between processes at predetermined intervals.

A Maskable interrupt can be disabled and enabled through software.

Interrupts can be divided into two types: Maskable which can be turned on or of through the clearing or setting of certain register bits, and Non-maskable which turned on in software, but cannot be turned off with software.

if (RCONbits.IDLE==1) n = 1
if (RCONbits.IDLE==1) n=1
if (RCON & 0x0004) n = 1;
if (RCONbits.IDLE) n = 1;
if (RCONbits.IDLE) n=1;
if (RCONbits.IDLE) n = 1
if (RCONbits.IDLE) n=1
a single C instructions which we

ishle n to a 1 if a Configurat

If (RCONbits.CMR==0) n=1;

External Interrupt	.INTx
Input Capture	.ICx
Comparator	CMPx
	-

Write the C instructions necessary to initialize the External Interrupt 2 Interrupt on a PG32MC Code of the flag o

- 1. IFS0bits.INT2IF = 0; 2. IPC2bits.INT2IP = 5; 3. IPC2bits.INT2IS = 0; 4. IEC0bits.INT2IE = 1;

Write the C instructions necessary to initialize the Output Compare 3 interrupt on a PIC32MX by:

- 1. Clearing the interrupt flag.
 2. Setting the priority to level 5.
 3. Setting the sub-priority to lev
 4. Enabling the interrupt.
 1. IFSObits.OC3IF = 6;
 2. IPC3bits.OC3IS = 0;
 4. IECObits.OC3IS = 1;

Write the C instructions necessary to initialize the I2C2 Slave Event interrupt on a PIC32MX by:

- Clearing the interrupt flag.
 Setting the priority to level 6.
 Setting the sub-priority to lev
 Enabling the interrupt.

- 1. IFS1bits.I2C2SIF = 0; 2. IPC9bits.I2C2IP = 6; 3. IPC9bits.I2C2IS = 1; 4. IEC1bits.I2C2SIE = 1;
- ary to init(Fialize the I2C1 Bus Collision Event int

Write the C instructions neces on a PIC32MX by: 1. Clearing the interrupt flag. 2. Setting the priority to level 4 3. Setting the sub-priority to le 4. Enabling the interrupt. IFS1bits.I2C1BIF = 0; IPC8bits.I2C1IP = 4; IPC8bits.I2C1IS = 0; IEC1bits.I2C1BIE = 1;

Write the C instructions nece PIC32MX by: ary to initialize the SPI1 Transfer Done in

 Clearing the interrupt flag.
 Setting the priority to level 6.
 Setting the sub-priority to level 1.
 Enabling the interrupt. IFS1bits.SPI1TXIF = 0: IPC7bits.SPI1IP = 6; IPC7bits.SPI1IS = 1; IEC1bits.SPI1TXIE = 1;

Write the C instructions necessary to initialize the I2C1 Master Event interrupt on a PIC32MX by:

Clearing the interrupt flag.
 Setting the priority to level 3.
 Setting the sub-priority to level 0.
 Setting the sub-priority to level 0.
 IPGBbits.I2C1IS = 0;
 IPCBbits.I2C1IS = 0;
 IPCBbits.I2C1IS = 0;

Write the C instructions necessary to initialize the SPI2 Fault interrupt on a PIC32MX by:

Clearing the interrupt flag. IFS1bits.SPI2EIF = 0;
2. Setting the priority to level 1. IPC9bits.SPI2IP = 1;
3. Setting the sub-priority to level 3. IPC9bits.SPI2IS = 3;

decimal. In this example, the line that says "...divided by 2", has divisor bits 01, which is just decimal value 1. This means you need to set this command equal to

sider a PIC32MX with a SYSCLK of 26.60 MHz. Give a single C instruction to uoe a bus clock as close to 5.20 MHz as possible.

Consider a PIC32MX with a SYSCLK of 11.40 MHz. Give a single C instruct produce a bus clock as close to 3.96 MHz as possible. OSCCONbits.PBDIV = 2;

Consider a PIC32MX with a SYSCLK of 11.70 MHz. Give a single C instruction to produce a bus clock as close to 4.53 MHz as possible.

OSCCONbits.PBDIV = 1;

sider a PIC32MX with a SYSCLK of 7.10 MHz. Give a single C instruction to uce a bus clock as close to 1.23 MHz as possible. produce a bus clock as clo OSCCONbits.PBDIV = 3;

HW07-2(PIC32-OSCCON-Period)
Consider a PIC32MX with a SYSCLK of 19.50 Mhz. What is the bus clock period (in ns to 2 decimal places) given that OSCCON = 0x2B04326B
Period of PBCLK = 51.28 ns

Use the same chart from the last two 7-2 problems. EQUATION: (n=number in "divided by n", f=SYSCLK frequency (in Hz) Period = 10^9/(f*10^6 * (1/n))

1. Convert hax number to binary and get bits 20-19 to figure out what to dis SYSCLK by, this is your value for n. 2. Answer = 10*9/(19.5*10*6 * (1/11)) = 51 28205 ps = 54 29 --

Consider a PIC32MX with a SYSCLK of 37.40 Mhz. What is the bus clock period (in ns to 2 decimal places) given that OSCCON = 0x200F02D1 Period of PBCLK = 53.48 ns

Consider a PIC32MX with a SYSCLK of 24.00 Mhz. What is the bus clock period (in ns to 2 decimal places) given that OSCCON = 0x166E026B

An Interrupt is an exception which saves the current processor state before executing the service routine

What is a clock monitor reset?
When a clock monitor senses a clock error and resets the clock?

What is the difference between a power-on reset and an external reset?
While they are both triggered by low-active reset pins, the Power-On Reset is activated at startup to guarantee a known initial state while the external reset is triggered by an external switch.

What is a Power-On Reset (POR)?

A low-active reset pin; it is activated at startup and guarantees a known initial

Hardware exceptions can be caused by resets initiated by the user or p caused by external interrupts and internal timers.

What does the programmer need to do every time an interrupt is ha interrupt service routine?

A\[n] interrupt is an exception which saves the current processor state before executing the service routine.

A **clock monitor** reset occurs when the processor detects the system of within a valid frequency range.

A\[n] example of an **External** Reset is when a low-active pin is activated by a user pressing a switch to force the processor to reset. A\[n] reset is an exception described as a "one-way ticket" because the pro-doesn't return to what it was doing when the exception occurred.

There are two types of interrupts which are determined by their timing. An example an asynchronous interrupt is when a processor detects an error condition.

What is a Watchdog Reset? A reset that happens if a signal has not been sent to the watchdog to reset the timer in a given amount of time.

Write the C instructions necessary to initialize the Input Capture 1 interrupt on a PICSZM. Vir.

PICSZM (2)

2. Setting the flag

3. Setting the priority to level 1

3. Setting the sub-priority to level 3

4. Enabling the interrupt.

Write the C instructions necessary to initialize the Comparator Interrupt 2 on a PIC32MX by:

2MX by:

1. Clearing the flag

2. Setting the priority to level 1

3. Setting the sub-priority to lew

4. Enabling the interrupt.

1. IFS1bits.CMP2IF = 0; 2. IPC7bits.CMP2IP = 0; 3. IPC7bits.CMP2IS = 2; 4. IEC1bits.CMP2IE = 1;

Write the C instructions necessary to initialize the External Interrupt 4 interrupt on a PIC33MX by:

1. Cearing the interrupt flag
2. Setting the priority to level 5.

2. Setting the priority to level 5.

4. Enabling the interrupt flag
5. Enabling the interrupt flag
6. Enabling

Write the C instructions necessary to initialize the Timer3 interrupt on a PIC32MX by:

1. Clearing the interrupt flag.
2. Setting the priority to level 6.
3. Setting the sub-priority to level 3.
4. Enabling the interrupt.
1.IFS0bits.T3IF = 0;
2.IPC3bits.T3IP = 6;
3.IPC3bits.T3IS = 3;

4. Enabling the interrupt. IEC1bits.SPI2EIE = 1;

Write the C instructions necessary to initialize the Core S PIC32MX by:

Clearing the interrupt flag.
 Setting the priority to level 1.
 Setting the sub-priority to level 3.
 Setting the sub-priority to level 3.
 Setting the sub-priority to level 3.
 IFSObits. CS1IF = 0;
 IFCObits. CS1IF = 1;
 IFCObits. CS1IF = 1;
 IFCObits. CS1IF = 1;
 IFCObits. CS1IF = 1;

Write the C instructions necessary to initialize the Flash Control Event on a PIC32MX by:

Clearing the interrupt flag.
 Setting the priority to level 1.
 Setting the sub-priority to level 3.
 Setting the sub-priority to level 3.
 IFSObits.FCEIF = 1;
 IPC6bits.FCEIS = 0;
 IPC6bits.FCEIS = 0;
 IPC6bits.FCEIS = 0;
 IPC6bits.FCEIS = 0;

Write the C instructions necessary to initialize the External Interrupt 1 interrupt on a PIC32MX by:

. Clearing the interrupt flag.

Setting the priority to level 3.
Setting the sub-priority to level 2.
Setting the sub-priority to level 2.
Enabling the interrupt.

IFSObits.INT1IF = 0;
IPC1bits.INT1IF = 3;
IPC1bits.INT1IF = 3;
IPC1bits.INT1IF = 3;

Write the C instructions necessary to initialize the Output Compare 1 interrupt on a PIC32MX by:

Clearing the interrupt flag.
 Setting the priority to level 1.
 Setting the sub-priority to level 3.
 Setting the interrupt
 Ecobits.OC1IF = 1;
 Ecobits.OC1IE = 1;
 Ecobits.OC1IE = 1;

HW06-3(PIC32MX-Interrupts)
How many different Priority values are there in the sub-priority level of a PIC32MX? 4
What is the *lowest* priority value in the sub-priority level of a PIC32MX? 0

How is a persistent interrupt different form a non-persistent interrupt?

Persistent interrupts will remain active and the associated interrupt flag set until
the issue causing the interrupt serviced. In non persistent interrupts, the
interrupt is recorded once to the interrupt controller which presents it to the
CPU.

Consider a PIC32MX with a SYSCLK of 6.20 Mhz. What is the bus clock period (in ns to 2 decimal places) given that OSCCON = 0x135622F8
Period of PBCLK = **645.16** ns

Consider a PIC32MX with a SYSCLK of 15.60 Mhz. What is the bus clock period (in ns to 2 decimal places) given that OSCCON = 0x3A25124A
Period of PBCLK = **64.10** ns

HW07-3(PIC32-CoreTimer-CompareForFrequency)

Given the following C instructions on a PIC32MX running at 10.5 MHz,

_CP0_SET_COUNT(0); CP0_SET_COMPARE(compare); IFS0bits.CTIF = 0; IFS0bits.CTIE = 1:

Formula: $t_{c1} = t_{avacus}/(2 \cdot COMPARE)$. Using the above problem, solve for COMPARE: 0.658 = 10.5*10* / (2 \cdot COMPARE). COMPARE is colveg function on the T1-89 to avoid confusion, and less work. On the T1-89 you can just enter, solve(6,556-818,566/(2*x), x).

Given the following C instructions on a PIC32MX running at 6.8 MHz,

_CP0_SET_COUNT(0); _CP0_SET_COMPARE(compare); IFS0bits.CTIF = 0; IFS0bits.CTIE = 1;

what does the value of compare need to be to give a Core Timer interrupt frequency as close to 701 Hz as possible?

Answer = 4850

Given the following C instructions on a PIC32MX running at 19.4 MHz,

<u>Hardware</u> exceptions can be caused by resets initiated by the user or processor or caused by external interrupts and internal timers.

HW06-2(PIC32MX-Resets)

Port of the second of the seco

Software exceptions can be caused by illegal or erroneous in

3 - Begularier in dissilated and is of during:
3 - Staglarier in dissilated and is of during:
3 - A Master Charging Fleat Plan source
3 - A Martin Plan source
4 - Martin Plan Source
5 - Martin Plan Source
6 - Martin Plan Source
7 - Martin Pla

Give a Single C instruction which will set variable n to a 1 if a PIC32MX was not in Slepp Mode when it was reset

Give a Single C instruction which will set variable n to a 1 if a PIC32MX was not in Sleep Mode when it was reset.

If (RCONshis.SLEEP==0)

If (RCONshis.SLEEP==0)

If (RCONshis.SLEEP==1)

Give a Single C instruction which will set variable n to a 1 if a PIC32MX was in Sleep Mode when it was reset.

Sleep Mode when it was reset.

If (RCONshis.SLEEP==1) n = 1;

If (RCONshis.SLEEP=1) n = 1

4.IEC0bits.T3IE = 1;

Clearing the interrupt flag.
 Setting the priority to level 3.
 Setting the sub-priority to level 4.
 Enabling the interrupt.
 1.IFSObits.T2IF = 0;
 2.IPC2bits.T2IF = 3;
 3.IPC2bits.T2IS = 0;
 4.IEC0bits.T2IS = 1;

HW06-3(PIC32-ExternalInten Write the C instruction neces-look for a Falling edge. INTCONbits.INT1EP = 0; upurity sary to have the external interrunt INT1 on a PIC32MX

..For INT4: INTCONbits.INT4EP = 0;

HW06-3(PIC32-Interruptinit2)
See Table 7-1 for reference.
Write the C instructions to initialize the Input Capture 4 Error interrupt on a PIC32MX by:

1. Clearing the flag
2. Setting the priority to level 1
3. Setting the sub-priority to lev
4. Enabling the interrupt.
1. IFS0bits.Ic4EIF = 0;
2. IPC4bits.Ic4S = 7;
3. IPC4bits.Ic4S = 3;
4. IEC0bits.Ic4IE = 1;

sary to initialize the PORTC Input Change Interrupt Write the C instructions neces interrupt on a PIC32MX by:

Clearing the interrupt flag.
 Setting the priority to level 1.
 Setting the sub-priority to level 4. Enabling the interrupt.
 IFS1bits.CNCIF = 0;
 IFC8bits.CNIP = 1;

What is the highest priority value in the main priority level? 7

How many different priority levels are there in the PIC32MX? 2 What header file provides functions and definitions to handle PIC32MX interrupts?

what external events can cause an external interrupt? a reset How many possible interrupt sources does a PIC32 have? 64

What does the INTSTAT register in the PIC32 tell the programmer?

The priority number and vector number of the latest interrupt presented to the CPU. - Pg 91 Data sheet

What does the ip12 mean in the code below? void __ISR(_EXTERNAL_0_VECTOR, ip12) Int0_IRQ(void);

What external event(s) can cause an external interrupt on a PIC32MX? The low active reset pin being activated (set HIGH) This isn't a confi

What does a PIC32MX do if two interrupts with the same priority value occur at the same time? s the sub priorities Chapter 7 Chapter 7.

HWOY-ZIPIC32-OSCON-Frequency)
Consider a PIC32MX with a SYSCLK of 34.20 Mhz. What is the bus clock frequency
(in MHz to two decimal places) given that
OSCCON = 0x1950724F
DECLK = 8.55 MHz

instructions: 1. Take the bits 19 and 20 from the binary value of OSCCON: 11001013000001100100101111 (start count from right to left, starting from 0) 2. Refer to the chart/image below (found on pg. 97 of datasheet) 8, take the frequency given and divide by whatever is asys in the image to get answer. In this case: 34.20 MHz + 4 = 4.55 MHz.

_CP0_SET_COUNT(0); _CP0_SET_COMPARE(co IFS0bits.CTIF = 0; IFS0bits.CTIE = 1;

what does the value of compare need to be to give a Core Timer interrupt frequency as close to 2.4 MHz as possible?
Answer = 4.0417

HW07-3(PIC32-CoreTimer-CompareForPeriod)
Formula: fcr=fsrsc.u/(2 * COMPARE)
Given the following C instructions on a PIC32MX running at 19.6 MHz,

_CP0_SET_COUNT(0); _CP0_SET_COMPARE(compare); IFS0bits.CTIF = 0; IFS0bits.CTIE = 1;

_CP0_SET_COUNT(0); _CP0_SET_COMPARE(cc IFS0bits.CTIF = 0; IFS0bits.CTIE = 1;

IFS0bits.CTIF = 0; IFS0bits.CTIE = 1;

what does the value of compare need to be to give a Core Timer interrupt frequency as close to 183 kHz as possible?
Answer = \$3.55

Given the following C instructions on a PIC32MX running at 2.1 MHz,

what does the value of compare need to be to give a Core Timer interrupt frequency as close to 363 kHz as possible?

Answer = 2892.56

HW07-3(PIC32-CoreTimer-WhatIsFrequency)
Given the following C instructions on a PIC32MX running at 13 MHz, _CP0_SET_COUNT(0); _CP0_SET_COMPARE(104202);

if (RCONbits, SLEEP) n = 1;
if (RCONbits, SLEEP) n = 1;
if (RCONbits, SLEEP) n = 1;
if (RCONbits, SLEEP) n = 1
if (RCONbits, SLEEP) n = 1
if (RCONbits, SLEEP) n = 1;
if (RCONbits, SWRe-1) n = 1;
if (RCONbits, SWRe-1) n = 1;
if (RCONbits, SWRS-1 = 1;
if (RCONbits, PORe-0) n = 1;
if (RCONbits, PORe-0)

If (RCONbits BOR==0) n = 1;

Give a single C instructions which will set variable n to a 1 if a Watchdog Tin Reset has not coursed on a PICS2MX.

If (RCONbits, WOT 0==0) n = 1;

If (RCONbits, WOT 0=0) n = 1;

If (RCONbits, WOT 0=0) n = 1;

If (RCONbits, WOT 0) n = 1;

Give a single C instructions which will set variable n to a 1 if a PIC32MX was in did Mode when it was reset.

If (RCONbits.IDLE==1) n = 1;

If (RCONbits.IDLE==1) n=1;

3. IPC8bits.CNIS = 2; 4. IEC1bits.CNCIE = 1:

ary to initialize the PORTA Input Ch Write the C instructions neo interrupt on a PIC32MX by:

 Clearing the interrupt flag.
 Setting the priority to level 0.
 Setting the sub-priority to level 3.
 Enabling the interrupt. IFS1bits.CNAIF = 0; IPC8bits.CNIP = 0; IPC8bits.CNIS = 3; IEC1bits.CNAIE = 1;

Write the C instructions necessary to initialize the UART1 Fault interrupt on a PIC32MD 15y:WHY 15 THIS "CE" AND MOT "CE"?

1. Setting the priority to level 0.

2. Setting the sub-priority to level 0.

3. Setting the interrupt.

4. Enabling in interrupt.

1. Enabling the interrupt.

Write the C instructions necessary to initialize the UART2 Receiver inte PIC32MX by;

1. Clearing the flag,
2. Setting the priority to level 5.
3. Setting the sub-priority to level 0.
4. Enabling the interrupt.
1. PC8bits. U1IS = 0;
1. PC8bit

Write the C instructions necessary to initialize the UART2 Transmitter interrupt on a PIC32MX by:

IFS1bits.U2TXIF = 0; IPC9bits.U2IP = 5; IPC9bits.U2IS = 1; IEC1bits.U2TXIE = 1; Clearing the interrupt flag.
 Setting the priority to level 5.
 Setting the sub-priority to level 1.
 Enabling the interrupt.

Write the C instructions necessary to PIC32MX by:

1. Clearing the flag

2. Setting the priority to level 6

3. Setting the sub-priority to level 6 sary to initialize the I2C1 Slave Event int

Setting the interrupt
 Henbling the interrupt
 IFS1bits.I2C1SIF = 0;
 IPC8bits.I2C1IP = 6;
 IPC8bits.I2C1IS = 0;
 IEC1bits.I2C1SIE = 1;

*I give no guarantee *counting starts at 0

Consider a PIC32MX with a SYSCLK of 29.80 Mhz. What is the bus clock frequency (in MHz to two decimal places) given that OSCCON = 0x3841720D PBCLK = 29.80 MHz Consider a PIC32MX with a SYSCLK of 15.60 Mhz. What is the bus clock frequency (in MHz to two decimal places) given that OSCCON = ROAZF1942

Consider a PIC32MX with a SYSCLK of 10.10 Mhz. What is the bus clock fre (in MHz to two decimal places) given that OSCCON = 0x027842B4 PSCLK = 1.26 MHz

Consider a PIC32MX with a SYSCLK of 14.30 Mhz. What is the bus clock frequency (in MHz to two decimal places) given that OSCCON = 0x07023278 PBCLK = 14.3 Mhz

HW07-ZIPIC32-OSCCON-PBDIV)
Consider a PIC32MX with a SYSCLK of 20.90 MHz. Give a single C instruction to produce a bus clock as close to 14.72 MHz as possible.
OSCCONbits.PBDIV = 1;

OSCCOMORIA-PULV = 1;

Leart find the sexet steps on how to do this, so here is my best guess:

1. Take the SYSCLK frequency and civide it by 1,2,4, and 8, You can do this all at once in your calculator by by large, 29,99 (1),2,4,8)

a. This should give you 4 results in trackets: (29,9 18,45,5,225,2,6125)

b. All this command does is divide one number by multiple numbers all at once.

2. Took the result that is depend to the desired bus allock frequency; in this case, 10,45 was the result of 20,907,2 and not which turbuler you divided it by. In this case, 10,45 was the result of 20,907,2 on that divisor was 2.

Using the chart used in the provious question (72,05CCON-Frequency), take the divisor bits that match up with your value determined in step 2 and convert to

what is the frequency of the Core Timer interrupt in Hz (to one decimal place)? Answer = 62.4Answer - 02.4
Same equation as CompareForFrequency and CompareForPeriod above, but you'r solving for for this time. These problems seem to be picky about the decimal places sometimes. Formula: firefaxor of 2 * COMPARE)

HW07-3(PIC32-CoreTimer-WhatIsPeriod)
Given the following C instructions on a PIC32MX running at 3.9 MHz,

_CP0_SET_COUNT(0); _CP0_SET_COMPARE(220); IFS0bits.CTIF = 0; IFS0bits.CTIE = 1;

what is the period of the Core Timer interrupt in micro seconds (to one deplace)?

Answer = 112.8

Juse the same formula as above: f_{CT}=f_{SYSCLV}/(2 * COMPARE)
a. To get Tcr (period of core timer) in micro seconds: Tcr = 10⁸/fcr
b. To get T_{CT} in milliseconds: T_{CT} = 10³/fcr

Given the following C instructions on a PIC32MX running at 3 MHz

_CP0_SET_COUNT(0); _CP0_SET_COMPARE(859590); IFS0bits.CTIF = 0; IFS0bits.CTIE = 1;

Timer is enabled

Continue module operation when the device enters Idle Mode. Writes to Timer1 are ignored until pending write operation compl 1:64 prescale value

what is the period of the Core Timer interrupt in milliseconds (to one decimal place)?

Answer = 573.1

HW07-4(PIC32-T1CON)
Give a single C instruction to configure a PIC32MX's Timer 1 with the following

Answer: T1CON = 0x9026;

See page 157 of the datasheet for Timers 2-5 and page 152 for Timer 1 for

Give a single C instruction to configure a PIC32MX's Timer 1 with the following properties.

Timer is disabled.

Discontinue module operation when the device enters Idle Mode. Back-to-back writes are enabled.

Answer = T1CON = 0x2026;

HW07-4(PIC32-TimerClockFrequency)
A PIC32MX has a peripheral bus clock frequency of 21.4 MHz.
What is the Timer 4 clock frequency (in MHz to three decimal places) given the following register setting?

T4CONSET = 0x00008000; Answer = 34.2

What is the timer timeout length (in ms to two decimal place) of a PIC32MX's Timer 1 after running the following instructions given a bus clock frequency of 7.33 MHz?

T1CON = 0x00000020; TMR1 = 0

TMR1 = 0, PR1 = 3183; T1CONSET = 0 Answer = 27.79

What is the timer timeout length (in micro seconds) of a PIC32MX's Timer 4 after running the following instructions given a bus clock frequency of 7.65 MHz?

T4CON = 0x000000020; TMR4 = 0: PR4 = 2104; T4CONSET = 0x00008000; Answer = 1100.0

HW07-4(PIC32-Timers-TCKPSForFrequency)
Using a PIC32MX with a bus clock frequency of 16.90 MHz, produce a Timer 2 clock frequency as close to 0.085 MHz as possible with a single C instruction assuming PBCLK is used.

- Solve for prescale (PS) using equation from TimerClockFrequency question:
 a. Cus = Ccoss / (PS)
 D. Or use this equation: PS = Coss/(Cus)
 D. Or use this equation: PS = Coss/(Cus)
 D. Times this equation: PS = Coss/(Cus)
 D. Times this equation: PS = Coss/(Cus)
 D. Times this equation to the PS value you determined and get the bits needed to set that as the prescale value Result, using above question: 1256 111
 D. In the command make sure to use the appropriate timer number and make the command equal to the discrimal result of that binary number you got in #2.
 TZCONbis. TOKPS = 7.
- ing a PIC32MX with a bus clock frequency of 18.00 MHz, produce a Timer 5 clock quency as close to 3.516 MHz as possible with a single C instruction assuming

PBCLK is used. FSCONbits.TCKPS = 2;

Example 1 Consider the code below for a PIC32MX's Input Capture module:

IC1CONbits.ICM = 2; IC1CONbits.ICI = 0; IC1CONbits.FEDGE = 0; IC1CONbits.ON = 1;

hich graph below correlates best to these settings?

1. "Simple capture event mode, every falling edge"

2. "Interrupt on every capture event"

3. "Capture on falling edge first"

4. "Module is enabled"

Copture n=3 n=5 n=9

IC1CONbits.ICM = 7; IC1CONbits.ICI = 1; IC1CONbits.FEDGE = 1; IC1CONbits.ON = 1;

Which graph below correlates best to these settings? merrupt-Only Mode" "Interrupt on every second capture event" "Capture on rising edge first" "Module is enabled"

FEDGE = X (Doesn't matter due to ICM type)

Close

Close nterrupt _____

For the PIC32MX Input Capture timing shown below, give the values for ICM, ICI, and FEDGE. (Input X if value doesn't matter.)
ICM = 1 (Edge-detect mode (rising and falling))
ICI = 2 (Interrupt on every 2nd capture event)

FEDGE ((Input A) I The Common (Input A) I The

HW07-5(PIC32-ICxCON)

here for formatting. Delete when stuff is ready to be .

Instructions: This is basically the PIC32-T1CON question, but for the Input Capture. Use the datasheet, page 160, for reference. Build the binary number in this format (hyphens are placeholders for 0's): A-B---CDEFFGHIII

Give a single C instruction to configure a PIC32MX's Input Capture Module 2 with the following properties:

a: Timer 1 is a type A and timers 2-5 are type B timers, but I don't think that is ortant for this. -It matters for which bits you look at, Type A is only 2 bits, B is 3

A PIC32MX has a peripheral bus clock frequency of 6.3 MHz. What is the Timer 4 clock frequency (in MHz to three decimal places) given the following register setting?

HMD7_HPIG23_TransClackEnted)
A RIC32MX has a peripheral bus clock frequency of 30.1 MHz
What is the Timer 1 clock period (in µs to three decimal places) given the following
rigidare setting:
T1CON = 0x0000880;
Answer = 8.305

sing a PIC32MX with a bus clock frequency of 7.50 MHz, produce a Timer 2 clock

Using a PIC32MX with a bus clock frequency of 8.60 MHz, produce a Timer 3 clock frequency as close to 0.026 MHz as possible with a single C instruction assuming PBCLKs used. T3CONbits.TCKPS = 7;

HW07-4(P)C32-Timers-TCKPSForPeriod)
Using a PIC32MX with a bus clock frequency of 14.90 MHz, produce a Timer 3 clock
period as close to 0.403 micro seconds as possible with a single C instruction
assuring PBCLK is used.

Same thing as TCKPSForFrequency questions above, except you need to take the clock period and invert it, after which it is the same process as before.

PS = Copet(fixed). This can also be done with PS < Copet * tox. Choose the closest PS value that is closest to what is calculated.

4. (1/P) = large frequency

B. Copet ** Fixed

C. Choose done piscale value to x (round up OR down)

Using a PIC32MX with a bus clock frequency of 10.80 MHz, produce a Timer 3 clock period as close to 9.156 micro seconds as possible with a single C instruction assuming PBCLK is used.

TSCONbits.TCKPS = 7;

Using a PIC32MX with a bus clock frequency of 5.10 MHz, produce a Timer 5 clock period as close to 26.102 micro seconds as possible with a single C instruction assuming PBCLIs is used.
TSCONbits.TCKPS = 7;

Using a PIC32MX with a bus clock frequency of 8.60 MHz, produce a Timer 4 clock period as close to 0.148 micro seconds as possible with a single C instruction assuming PBCLK is used.

T4CONbits.TCKPS = 0;

Using a PIC32MX with a bus clock frequency of 7.50 MHz, produce a <u>Timer 3</u> clock period as close to 1.323 micro seconds as possible with a single C instruction assuming PBCLK is used. T3CONbits.TCKPS = 3;

ICM
IC1CONbits.FEDGE = 1; "Capture rising edge first" -> Also doesn't matter b/c of ICM
IC1CONbits.ON = 1;
Which graph below correlates best to these settings?
Answer

П

2. "Interrupt on every second capture event"
3. "Capture on rising edge first"
4. "Module is enabled"

IC1CONbits.ICM = 6;

Interrupt

Example 4

Example 3
Consider the code below for a PIC32MX's Input Capture mode

T1CON, TYPE A TCKPS 7-4 CHART bit 5-4 TCKPS+1:0+ Timer Input Clock Prescale Select bits
11 = 1:256 prescale value
11 = 1:54 prescale value
01 = 1:5 prescale value
01 = 1:1 prescale value

TxCON, TYPE B TCKPS

T4CON = 0x00008010; Answer = 3.150

- reportant for this miniated with the control of t
- frequency)
 That will look like this: 21.4£6 * (1/2) * 10-6 = 10.700

- A PIC32MX has a peripheral bus clock frequency of 6.3 MHz. What is the Timer 3 clock period (in µs to three decimal places) given the following
 - register setting / T3CON = 0x00008008; Answer = **0.159**

Tcux= 10⁶/(Caus x PS)
Using above problem: 10⁶/(30.1E6*1/256)

- HW07-4(PLC32-TimerPeriod-MinMax)
 If a PIC32MX has a bus clock of 16.60 MHz, what does TCKPS need to be to be able to produce timer periods from 0.07 µs to 3.8 ms with Timer 4? (Type 'X' if not possible.) Answer = 0

- Answer = 0

 Use the equation in TimerClockPeriod, but solve for PS. WORK IN BASE UNITS
 Tace 19/1Cex x PS)

 1. A = PS using minimum timer period (0.07 us)

 2. B = PS using minimum timer period (3.8 ms)

 3. Choose the prescale value from Chart 7-4 that is just smaller than the min calculated between A and B.

 4. The binary value (bit 6.4) associated with the prescale value is converted to decimal and is the final answer

 5. If B is greater than 62558 (2.1%). The answer is X.

 5. If B is greater than 62558 (2.1%). The answer is X.

 value in the 7-4 Chart and that should be your answer. I haven't gotten anything other than 0.7 X though.

 You can also just use this equation in the calculator to get A & B all at once: costve(1/(ca.1/m)=(T.mx, T.mx), n). Example: csolve(1/(16.66*1/n)=(-87£-6,3.8e-3). Result: n=(1.162, 6388)
- Check if Possible

 TMin = 1/bus
 TMax = (1/bus)*(2¹⁶-1)

 if Tmin < min & Tmax > max ? ans is not X
- If a PIC32MX has a bus clock of 5.10 MHz, what does TCKPS need to be to be able to produce timer periods from 0.20 μ s to 10 ms with Timer 1? (Type 'X' if not possible.) Answer = 0.10.2, 51000
- If a PIC32MX has a bus clock of 15.10 MHz, what does TCKPS need to be to be able to produce timer periods from 0.07 μ s to 4.4 ms with Timer 3? (Type 'X' if not possible.) Answer $\simeq K$ (1.057, 66440) Timez = .0043 is less than .0044 \Rightarrow X
- If a PIC32MX has a bus clock of 18.90 MHz, what does TCKPS need to be to be able to produce timer periods from 0.06 µs to 3.4 ms with Timer 1? (Type 'X' if not possible.)

Using a PIC32MX with a bus clock frequency of 13.60 MHz, produce a <u>Timer 2</u> clock period as close to 1.459 micro seconds as possible with a single C instruction assuming PBCLK is used. T2CONbits.TCRPS = 4;

HW07-4(PIC32-TxCON)
Give a single C instruction to configure a PIC32MX's Timer 4 with the following

Timer is ENabled
Discontinue module operation when the device enters idle Mode.
Glatel time accumulation is DiSabled.
11 prescale value.
32-bit Mode.
Internal peripheral Clock.
13 presponses on the control of the con


Instructions:
This is basically the PIC32-T1CON question, but for the other timers. Use the datasheet, page 157, for reference. Build the binary number in this format:

A=CM

A=CM

- Give a single C instruction to configure a PIC32MX's Timer 4 with the following

Timer is ENabled
Continue module operation when the device enters Idle Mode.
Gated time accumulation is ENabled.
1:2 prescale value.
32-bit Mode.




Example 5
Consider the code below for a PICS2MX's input Capture module:
ICICONabs.ICM = 2, "Simple Capture Event Mode-Every Falling Edge
ICICONabs.ICl = 2, "Interrupt on every third capture event"
ICICONabs.ICl = 1, "Capture largering dage first"
ICICONabs.ICl = 1, "Capture largering dage first"
ICICONabs.ICl = 1, "Capture largering dage first"

Cook (=\((=\)(==)\((= Culture (red) and (red)

Example 6
Consider the code below for a PICS2MX's input Cepture module:
CICOMbits ICM = 2: Sample Cepture Event Mode-Every Failing Edge'
CICOMbits FEDGE = 0: "Cepture failing edge for event"
CICOMbits FEDGE = 0: "Cepture failing edge fest event"
Which graph below correlates best to these efficiency



HW07-5(PIC32-ICx-WhatIsMode)
*NO SEMI-COLONS



Complete the following statements for a PIC32MX's OC1 module to produce the gioutput on its OC1 pin. (Enter 'X' if the value doesn't matter.)



Complete the following statements for a PIC32MX's OC1 module to produce the given output on its OC1 pin. (Enter 'X' if the value doesn't matter.)

Complete the following statements for a PIC32MX's OC1 module to produce the given output on its OC1 pin. (Enter 'X' if the value doesn't matter.)

Answer = 0 {1.134, 64260} Tmax = 0.00346 is greater than 0.0034 => not X If a PIC32MX has a bus clock of 10.20 MHz, what does TCKPS need to be to be able to produce timer periods from 26 μ s to 1.7 seconds with Timer 2? (Type 'X' if not

to produce units partial possible.) Answer = **X** {265.2, 17340000}

If a PIC32MX has a bus clock of 18.90 MHz, what does TCKPS need to be to be able to produce timer periods from 15 µs to .85 seconds with Timer 47 (Type X*f not possible .7 [28.3], 1605000). doesn't work?

Can someone explain why this is 7 and not X*7 is it because the PS is .258 and .256 control of .2

If a PIC32MX has a bus clock of 19.80 MHz, what does TCKPS need to be to be able to produce timer periods from 13 µs to 0.80 seconds with Timer 4? (Type 'X' if not

<u>HW07-4(PIC32-TimerPeriod)</u>
What is the timer timeout length (in ms to two decimal places) of a PIC32MX's Timer 1 after running the following instructions given a bus clock frequency of 33.34 MHz?

T1CON = 0x00000020; → TCKPS bits are 10 (b/c Timer 1) → Prescale is 1.84 TMR1 = 0;
PR1 = 3649;
T1CONSET = 0x00008000;
Answer = 7.00

- 1. Get the PS value from the T1CON value using the 7-4 Chart. This one (above) is 164. Make sure to use the appropriate chart like the other ones above. This is Timer (164b) but yours could be Timera's 26 (32-bit).

 2. Plug your PS value into this equation: (PSICong) PR1

 3. This will give you the answer in esconds

 a. I find using the second PS number works

 b. (63/103.3M/9369*1079 = 7.0046
- What is the timer timeout length (in micro seconds to one decimal place) of a PIC32MX's Timer 4 after running the following instructions given a bus clock frequency of 29.94 MHz? Note that this is timer 4.

Timer is ENabled
Discontinue module operation when the device enters Idle Mode.
Gated time accumulation is ENabled.
1:64 prescale value
32-bit Mode.

HW07-5(PIC32-ICx-WhatIsGraph)

MANACON MATERIAN TO THE PROPERTY OF THE PR

For the PIC32MX Input Capture timing shown below, give the values for ICM, ICI, and FEDDE. (Input X if value doesn't matter) (ICM = 3 Simple capture event mode, every rising edge)

FEDDE = X (Doesn't natter)

FEDDE = X (Doesn't natter)

Code.

Capture (n+3) (n+5) (n+9) (ntorupt (n+9) (n+9) (ntorupt (n+9) (nto

For the PIC32MX Input Capture timing shown below, give the values for ICM, ICI, and FEDGE. (Input X if value doesn't matter.) ICM = 1 (Edge-detect mode (rising and falling)) ICI = 2 (Interrupt on every 2nd capture event)

™ 202-999-990012-899-992 OC1CONbits.OCM = 101; PR2 = 62; OC1R = 52; OC1RS = 62; Complete the following statements for a PICI module to produce the given output on its OI (Enter X if the value stream) octomista one e 7 290 × 72

HW07-6[PIC32-OCx-WhatIsMode]
Give the value for a PIC32MX's Output Compare OCM bits to produce the timing diagram shown

OCI pin Give the value for a PIC32MX's Output Compare OCM bits to produce the timing

OCR 0

T4CON = 0x00000050; -->TCKPS bits are 101, which is prescale 1:32 TMR4 = 0; PR4 = 32-

INternal peripheral Clock. T2CON = 0xA0E8;

For the PIG32MX Input Capture timing shown below, give the values for ICM, ICI, and FEDGE. (Input X if value doesn't matter.)

For the PIC32MX input Capture liming shown below, give the values for ICM, ICI, and FECOE. (Input X if value doesn't matter.) (CIM + 2 (Smipe capture event mode, every falling edge) (CI = 0 (interrupt on every capture event) (CI = 0 (interrupt on event event

OCINE = T

 diagram shown.

 OCM = 001

 TMMy
 B
 1
 2
 3
 -87
 68
 1
 1
 7
 3
 -87
 68
 0
 -87
 68
 0
 -87
 -87
 68
 0
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 -87
 <t 10

Give a single C instruction to configure a PIC32MX's Timer 2 with the following

Give a single C instruction to configure a PIC32MX's Timer 4 with the foll

Timer is ENabled Continue module operation when the device enters Idle Mode. Gated time accumulation is ENabled. 1:32 prescale value. 32-bit Mode.

Internet
ICM = 1 (Edge-detect mode (rising and falling)
ICI = 1 (Interrupt on every 2nd capture event)
FEDGE = X (Doesn't matter due to ICM value)

ICxlinput Capture X rr3 X sr7

Module is ENabled
Continue module operation when in Idle Mode.
Capture Rising Edge First.
32-bit mode.
Timer 3 is counter source.
Interrupt every capture event.
Edge Detect Mode.

Answer: IC2CON = 0x2362;

Module is DISabled.
Discontinue module operation when in Idle Mode.
Capture Rising Edge First.
32-bit mode.
Timer 3 is counter source.
Interrupt on every fourth capture event.
Simple Capture Event Mode – every falling edge.

HW07-6(PIC32-OCx-WhatAreSettings)
OCM command depends on graph below (from pg. 164)
PP2 is the highest value the TRRY value gets to before resetting to 0
OC1R is the value where the rising edge starts at (see graphic below)
OC1RS is the value of the falling edge of the first pulse. This only appl that have pulses in them. If they don't, this is just X.

Give a single C instruction to configure a PIC32MX's Input Capture Module 4 with the following properties:

OC1CONbits.OCM = 001; PR2 = 78; OC1R = 1; OC1RS = X;

OC1CONbits.OCM = 010; PR2 = 40; OC1R = 39; OC1RS = X;

Give the value for a PIC32MX's Output Compare OCM bits to produce the timing

HW07-6(PIC32-OCxCON)

This is the same process as the 7-5 ICxCON, Use pg. 164 for reference.
Give a single C instruction to configure a PIC32MX's Output Capture Module 4 with the following properties:

Module is ENabled Continue module operation when in Idle Mode. 32-bit mode.
Timer 2 is clock source.
PWM mode on OCx. Fault pin DISabled.
OC4CON = 0x8026;

Give a single C instruction to configure a PIC32MX's Output Capture Module 2 with the following properties:

Module is DISabled. Discontinue module operation when in Idle Mode. 32-bit mode. Timer 2 is clock source. Initialize Oct yn Intilialize Oct yn ILOW. Event forces pin HIGH. OC2CON = 0x2021;

}
Answer = 222
Example 5: (For incase you really need a lot of help like me.)
A PIC32MX with a bus clock frequency of 23.6 MHz has been set up with the following code for Timer 5:

void __ISR(_TIMER_5_VECTOR, ipI7) Timer_ISR;

TSCON = 0x00000060; TMRS = 0; TMRS = 0; TSCONSET = 0x000080000; What does the value of C need to be in the ISR code below to get a square wave frequency as close to 14 Hz as possible? vold _ISR_TIMER_5_VECTOR, ipI/) Timer_ISR; (statio n=0;

if (++n >= C) {
LATAbits.LATA0 = ~LATAbits.LATA0;


HW07-7(PIC32-Timer-CountForSquareWave-Period)
This is the same thing as CountForSquareWave-Frequency

A PIC32MX with a bus clock frequency of 23.9 MHz has been set up with the following code for Timer 4:

void __ISR(_TIMER_4_VECTOR, ipl7) Timer_ISR;

T4CON = 0x0000001; — (binary) 10000 — Prescale 1.2 — n=2 (TxCON table)
TMR4 = 0;
FM4 = 5;
T4CONSET = 0x000000000000;
What does the value of C need to be in the ISR code below to get a square wave

....at does the value of C need to be in the ISR code be period as close to 1.5 ms as possible? void __ISR(_IMER_4_VECTOR, ipl7) Timer_ISR; { static n=0;



Which PIC33MX timens can have an asynchronous external clock? Timer 1
Which PIC33MX timens cannot be used for 32 bit times? Timer 1
Which PIC33MX timens cannot be used for 32 bit times? Timer 1
What is the highest value possible in a PIC32MX's TMRS register? 0xFFFF, FFFF,
65353
What PIC32MX integrated peripheral counts clock pulses until an input signal changes
static? input Capture
What PIC32MX thinggrated peripheral works like a stopwatch? Input Capture

HW08-1WatchdooTimers-General)
When is a watchdog a necessity in an embedded system?
When is a watchdog a necessity in an embedded system?
A watchdog timer is a piece hardware that can be used to automatically detect
software anomalies and reset the processor if any occur. Basically, A watchdog
timer is a counter that counts down to zero. However it's supposed to be reset
even to be Program eachs, if it less Treat then it's assumed to be
maillunctioning and the watchdog resets the program.

What happens if a watchdog chips timer reaches zero? It restarts the Processo

What peripheral chip can be used to reset a microcontroller if it cannot get out of a loop structure?

Watchdog

Complete the following C instructions to produce a duty factor as close to 83.5 % as possible on a PIC32MX, 52 + .835 - 1= 61.275

Complete the following C instructions to produce a duty factor as close to 75.8 % as possible on a PIC32MX. 66 + .758 - 1= 86.071

HW09-2(PIC32-MaxPWMResolution-PR)
Equation: Max PWM Resolution Bits = log; (PRx)
This and the stuff below all (mostly) use this equation from the slides. I find it hard to understand/read quickly so I made the equation better.

Give the the maximum PWM resolution (in bits to two decimal places) of a PIC32MX PWM signal given a PBLCX of 19.5 MHz, and the following instructions. TZCONIbits TCKPS 0: PR1 = 12. PR1 = 12. Answer = 3.58 log;((19.546 × 12)/19.546)

Give the the maximum PWM resolution (in bits to two decimal places) of a PIC32MX PWM signal given a PBLCX of 33 2 MHz, and the following instructions. TZCONbits TCKPS 2: PR1 = 380303: Answer = 18.56

Give the the maximum PWM resolution (in bits to two decimal places) of a PIC32MX PWM signal given a PBLCK of 37.7 MHz, and the following instructions.

T2CONbits.TCKPS = 1; PR1 = 173775; Answer = **17.41**

<u>HW07-7(Application-Shaft-MaxRPMs)</u>
Consider a shaft which has 5 equally-spaced magnets placed around its circumference to trigger a hall-effect sensor connected to IC2 of a PIC32MX.

Assuming IC2 has been set up to capture every rising edge with a Timer 2 freque of 26.4 kHz, what is the speed of the shaft (in RPMs) if the last value of TMR2 ws 5991 and the new value of TMR2 is 20868, assuming no overflow has taken plac dAnswer = 21.

Equation: (I_{long} x f_{rue})(in x (New-Old))
(6) *26.44) ((9'(20688 - 5991)
n = Amount of 'lidics' per relation. In this case it would be 5 bit of the 5 magnets
less= Time you're measuring for in seconds. The question asks for the answer in
RPM, so that is this of a microstate of seconds.
New/Old = The values of the timer at the new and old measurement points

Consider a shaft which has 4 equally-spaced magnets placed around its circumference to trigger a hall-effect sensor connected to IC2 of a PIC32MX. Assuming IC2 has been set up to capture every rising edge with a Timer 2 frequency of 4.5 MHz, what is the speed of the shaft (in RPMs) if the last value of TMR2 was 3394 and the new value of TMR2 is 49615, assuming no overflow has taken place? Answer = 1633

HW07-7(PIC32-Timer-CountForSquareWave-Frequency)
Get the prescale value using the 7-5 chart.
n = prescale value denominator. (e.g. 0x00000010 → (binary) 10000, which is p

value 1.2, so n=2) to give = 1 finare (fiz \Rightarrow). Equation: $t_{con} = (f_{con} (Ex \Rightarrow 0) \times 1)$ finare. Equation: $t_{con} = (G \times PR \times 2 \times n) T_{tous}$. Use that equation and solve for C, which is what question asks for fround up OR for OR

Example 1: A PIC32MX with a bus clock frequency of 24.2 MHz has been set up with the following code for Timer 2:

void __ISR(_TIMER_2_VECTOR, ipl7) Timer_ISR; T2CON = 0x00000030; TMR2 = 0; PR2 = 100; T2CONSET = 0;

{ LATAbits.LATA0 = ~LATAbits.LATA0; n = 0;

} 1.5 x 10⁻³ =(*C* x 5 x 2 x 2)/23.9 x 10⁶. Solve for C. Why is **n = 2? See addition in pink** Answer = **1793**

same equation: box=(C x Prt x Z x 1) years

Example 1:

A PIC32MX with a bus clock frequency of 11.1 MHz has been set up with the following code for Timer 3:

void __ISR(_TIMER_3_VECTOR, ipl7) Timer_ISR;

IFS0bits.T3IF = 0;

void __ISR(_TIMER_3_VECTOR, ipl7) Timer_ISR;

What peripheral chip can sometimes be used to reset a microcontroller if its supply voltage falls to an invalid value? Watchdog What does a programmer have to do to prevent a Watchdog from timing out and What does a programmer have to do to prevent a Watchdog from timing out and It will have to be 'kicked' regularity, i.e. communicated with, once every given period.

What type of chip does the diagram shown below? Watchdog Timer Comment of Comment of

What is the purpose of the WDI pin? watchdog input, likewise WDO is watchdog output



9 for table ~~edit: posted above)
WDTCONbits.WDTPS = 18;
734

How many typical instructions (in thousands) could a PIG32MX with a SYSCLK of 33.9 MHz run before its Watchdog times out given the following settings: WDTCONbits.WDTPS = 2;
Answer = 136.0

Give the the maximum PWM resolution (in bits to two decimal places) of a PIC32MX PWM signal given a PWM frequency of 5.2 kHz, a PBLCK of 18.6 MHz, and the following instruction.

T2CONbits TCKPS = 2;
Answer = 9.8.

Give the the maximum PWM resolution (in bits to two decimal places) of a PIC32MX PWM signal given a PWM frequency of 784 kHz, a PBLCK of 35.5 MHz, and the following instruction. T2CONbits.TCKPS = 1; Answer = 4.50

Give the the maximum PWM resolution (in bits to two decimal places) of a PIC32MX PWM signal given a PWM frequency of 2.3 Hz, a PBLCK of 23.4 MHz, and the following instruction. T2CONbits.TCKPS = 5; Answer = 18.25

HW09-2(PIC32-PWM-RMS)

Formula: V[OCTR/[PR1 + 1]) x Vives
Give the MRb votage (to three decimal places) of a 4.5-Volt PWM signal on a
PIG32MX with a PBLCLK of 22.9 MHz given the following settings:
PR1 = 86;
OC1R = 26;
OC1RS = 26;

T2CONbits.TCKPS = 7; Answer = 2.803 V √(26/(66 + 1)) x 4.5

Give the RMS voltage (to three decimal places) of a 4.6-Volt PWM signal on a PIC33LM with a PBLCLK of 32.2 MHz given the following settings: PRI = 16; CO1R = 7; CO1RS = 7; T2CONISIS.TOKPS = 6; Answer = 2.852 V

HW09-2(PIC32-PWMFrequency)
This requires 2 different pages of the datasheet.

What does the value of C need to be in the ISR code below to get a square wave frequency as close to 775 Hz as possible? void __ISR_TIMER 2_VECTOR, ip17) Timer_ISR; { static n=0; }

if (++n >= C) //the ++n means the value of n after it has been inc

t
LATAbits.LATA0 = ~LATAbits.LATA0;
n = 0:

} Answer = **20** 1/775 = (C*100*2*8) / (24.2M) , C = 19.512

Example 2: A PIC32MX with a bus clock frequency of 30.5 MHz has been set up with the following

void __ISR(_TIMER_4_VECTOR, ip17) Timer_ISR;

TACON = 0x00000000;
TMM4 = 0;
TMM5 = 0;
TACONSET = 0x000000000;
What does the value of C need to be in the ISR code below to get a square wave frequency as Cose to 6 Hz as possible?
Vold __ISR(_INER_4_VECTOR, ipI)7 Timer_ISR;
{ ctratic.nel}

t LATAbits.LATA0 = ~LATAbits.LATA0;

IFS0bits.T4IF = 0; Answer = 1018.0

l LATAbits.LATA0 = ~LATAbits.LATA0;

IFS0bits.T3IF = 0;

HW07-7(PIC32-Timer-SquareWave-Period)
Same equation as the previous problems, but solving for period instead. This me

A PIC32MX with a bus clock frequency of 25.3 MHz has been set up with the following code for Timer 5:

void __ISR(_TIMER_5_VECTOR, ip17) Timer_ISR;

TSCON = 0x000000000;
TMIS = 0;
PMS = 70;
TSCONET = 0x0000000000;
TSCONET = 0x0000000000;
What is the period (in micro seconds) of the square wave generated on pin 0 of Port Agenerated with the ISR code?
vold __ISR(_TMRR_S_VECTOR, ip17) Timer_ISR;
{ statle n=0;

if (++n >= 49)

{
LATAbits.LATA0 = ~LATAbits.LATA0;
n = 0:

HW08-2(PIC32-WatchdogTimer-TimeoutPeriod) LOOK AT THE CHART
Give the Time-out Period (in milliseconds) of a PIC32MX Watchdog Timer given the following instruction:

WDTCONbits.WDTPS = 3; Answer = 8 ms

Give the Time-out Period (in milliseconds) of a PIC32MX Watchdog Timer given the

following instruction:
WDTCONbits.WDTPS = 21;
Answer = 10487576 ms
The *Note 1* comment at the bottom of the chart is applied to this question

Give the Time-out Period (in milliseconds) of a PIC32MX Watchdog Timer given the

following instruction:
WDTCONbits.WDTPS = 15;
32768 (slide 9 of 08-2.... Pasted above)
Give the Time-out Period (in milliseconds) of a PIC32MX Watchdog Timer given the following instruction: WDTCONbits.WDTPS = 30; 1045876

HW08-2(PIC32-WatchdogTimer-WDTPS)

Give a single C instruction to set the Time-out Period of a PIC32MX Watchdog Timer to as close to 1 min as possible.

WDTCONbits.WDTPS = 16;

Give a single C instruction to set the Time-out Period of a PIC32MX Watchdog Timer to as close to 10 min as possible.

WDTCONbits.WDTPS = 19; Give a single C instruction to set the Time-out Period of a PIC32MX Watchdog Timer to as close to 1.2 ms as possible. WDTCONbits.WDTPS = 0;

Chapter 9

Equation: OCIR = OCIRS = $(PR2+1) \times \%$ Complete the following C instructions to produce a duty factor as close to 59.9 % as possible on a PIC32MX. $(84+1)^{10}.599=50.915$

Give the frequency (in kHz to two decimal places) of a PIC32MX PWM waveform created by Timer 2 given the following C instructions, given that the SYSCLK is 3.7

where 2 is A ..., τ_{-1} was was une up with PBCLK is SYSCLK divided by 2° T2CONbist_TCKPS = 0, \to This means the prescale value is 1:1, so B = 1 PR2 = 955. Answer = 1,94 (955+1) x (2/(3.7×10^4)) x 1 \to 5.167x10⁴ \to 1/5.167x10⁴ \to 1935.1 Hz \to 1.34 ktz.

Give the frequency (in Hz) of a PIG32MX PWIM waveform created by Timer 2 given the following C metauctions, given that the SYSCLK is 33.4 MHz.
TSCONNES TOXYS = 2,
PR2 = 862.
PR2 = 70.00 MHz = 70.00 MHz = 70.00 MHz.

Give the freuency (in Hz to one decimal place) of a PIC32MX PWIM waveform created by Timer 2 given the following C instructions, given that the SYSCLK is 17.3 MHz. TSCONbits. TSCRP = 1; PSC = 27370; Answer - 316.0

HW09-2(PIC32-PWMPeriod) The same equation used in the problem above, but don't con-

frequency. The equation, by default, gives the answer as a period (time), Trw. Give the period (in milliseconds to three decimal places) of a PIC32MX PWM waveform created by Timer 2 given the following C instructions, given that the waveform created by Time SYSCLK is 12.7 MHz. OSCCONbits.PBDIV = 0; T2CONbits.TCKPS = 1; PR2 = 3523; Answer = **0.555** ms

A PIC32MX with a bus clock frequency of 28.7 MHz has been set up with the following code for Timer 4:

void __ISR(_TIMER_4_VECTOR, ipl7) Timer_ISR; T4CON = 0x00000050; TACON = 0xe0e0e058; TMM = 0; TACONST = 0xe0e080e06; TACONST = 0xe0e080e06; TMM does the value of C need to be in the ISR code below to get a square wave frequency as Close to 11 Hz as possible? void __ISK(_ITMR_4_VECTOR, 1p17) Timer_ISR; { static n=0;

{ LATAbits.LATA0 = ~LATAbits.LATA0; n = 0:

IFS0bits.T4IF = 0;

Answer = 20384.0 Example 4: A PIC32MX with a bus clock frequency of 35.1 MHz has been set up with the following orde for Timer 5:

void __ISR(_TIMER_5_VECTOR, ipl7) Timer_ISR; TSCON = 0x00000010; TSCOM = 0x00000010; TMRS = 0; TMRS = 0; TSCOMST = 0x000000010; TSCOMST = 0x0000000000; TSCOMST = 0x0000000000; What does the value of 0 need to be in the ISR code below to get a square wave frequency as close 0.9 S kHz as possible? vold __ISR(_INRR_5_VECTOR, ip17) Timer_ISR; { static nee] { static nee] }

IFS0bits.T5IF = 0:

{ LATAbits.LATA0 = ~LATAbits.LATA0;

IFS0bits.T5IF = 0;


HW07(PIC32-Timers-General)
What signal values/transitions can a PIC32MX's output compare module produce at a

given pin? Toggle, Low Value, High Value, Low-High-Low Pulse, and Continuous Pulses What PIC32MX integrated peripheral works like a "Alarm Clock?" Output Compare

What do you call a timer which allows an external signal to control when a timer counts and when it doesn't?

Gated Time:

What is register in a PIC32MX contains the timer count values? TMR Which register in a PIC32MX contains the value a timer counts up to? PR or PRx



For the PIC32MX module diagram below, to what does Label B re Answer = TMR3 C is the FIFO Buffer A is the ICX.

OC1R = 51; OC1RS = 51; PR2 = 84;

Complete the following C instructions to produce a duty factor as close to 26.0% as possible on a PIC32MX. (86+1)*0.260=22.62

possible on a OC1R = 23; OC1RS = 23; PR2 = 86;

Complete the following C instructions to produce a duty factor as close to 78.4% as possible on a PIC32MX. (50+1)*0.784 = 39.984 OC1R = 40, OC1RS = 40; PR2 = 50;

 $\label{eq:hydroconstraints} \begin{array}{ll} \text{HW09-2(PIC32-DutyFactor-PR)} \\ \text{(OCIR-PIF)+1} = PR--Round the result---} \\ \text{Complete the following C instructions to produce a duty factor as close to 16.4 \% as possible on a PIC32MX. 63+0.164=384.146 <math display="inline">\rightarrow$ 383

Complete the following C instructions to produce a duty factor as close to 1.0 % as possible on a PIC32MX. 43+0.01-1 = 4299 OC1R = 43; OC1RS = 43; PR2 = 4299;

Complete the following C instructions to produce a duty factor as close to 70.3 % as possible on a PIG32MX. 44+0.703-1=61.589 CO1R = 44; OC1Rs = 44; PRI2 = 62; Complete the following C instructions to produce a duty factor as close to 13.1 % as possible on a PIC32MX. 47 + .131 - 1= 357.78

HW09-2(PIC32-PWMs-General)

Pulse Width Modulation
What property/characteristic of a microcontroller allows a PWM to be useful?
PWM allows a microcontroller to interface with many analog components. The

Controlling a motor's speed How do you get a 100% duty factor using the PWM of a PIC32MX?

How do you get a hour area.

By having OCAT greater than PRy
What does "Modulation" mean in PWM?

What does "Modulation" mean in PWM?

bbbbb
What is the maximum number of PWM that can be running at any given time on a PIC32MX?

0% duty cycle. t is the maxium number of duty factors that a 32-bit Output Compare module on a 2MX can produce?

2*32
What is the purposeluse of PWM 'fault protection?'
To prevent a steady high from being left on the PWM control line in case of a reset/power up, etc.

What is the maximum number of PWM that can be running at any given time on a PIC32MX?

5 What is the maximum number of duty factors that a 16-bit Output Compare module on a PIC32MX can produce? 2^16 = 65536

HW09-2(PIC32-MaxPWMResolution)
Equation: log;(firecus/(firenx x prescale) 7 it works. Prescale comes from the bir number (Type B: TxCON chart)
On TI-89 you can do log base 2 by entering: log(firecus/(firenx x prescale),2)

IFS0bits.T4IF = 0;

 $\frac{HW07-7(PIC32-Timer-SquareWave-Frequency)}{\text{This time you're solving for fson, which is from fson=} 1/t_{SOR}, but you're still using the same equation: ton=<math>(C \times PR \times 2 \times n)$ /fsus

{ LATAbits.LATA0 = ~LATAbits.LATA0;

Answer = 11.85

Example 2: A PIC32MX with a bus clock frequency of 32.8 MHz has been set up with the following orde for Timer 3:

HW08-2/PIC32-InstructionsPerTimeout)
Equation: Instructions = Csyscux x Thiseour
Since all/most of these equations ask for the answer in the tho
Instructions = Csyscux x Thiseour x 10⁻³

How many typical instructions (in millions) could a PIC32MX with a SYSCLK of 2.8 MHz run before its watchdog times out given the following settings: (2.810Hz 2.262.144s) = 734003200 — Convert to millions (10*) — 734.0032 (see slide

How many typical instructions (in thousands) could a PIC32MX with a SYSCLK of 36.1 MHz run before its Watchdog times out given the following settings: WDTCONsits WDTPS = 2; Answer 144.0.

This requires 2 dimetres p_{mp-m-1} A p = PDM which A = PDM which A = PDM which B = TCKPS determined prescale value Equation: $T_{mm} \in (PR + 1) \times (A \mid E_{max,m}) \times (B)$. These questions are asking for the $\underline{Imp_{max,m}} \times (B) = PM$. The sequency is one of to convert the output that is in time to that by doing 117 mu.

HW09-2(PIC32-DutyFactor-OCR)

MHz.

OSCCONbits.PBDIV = 1; → This would line up with "PBCLK is SYSCLK divided by 2"

Give the period (in milliseconds to three decimal places) of a PIC32MX PWM waveform created by Timer 2 given the following C instructions, given that the waveform created by Time SYSCLK is 27.2 MHz. OSCCONbits.PBDIV = 2; T2CONbits.TCKPS = 4; PR2 = 566; Answer = 1.334 ms

What does PWM stand for?

onents to be "tricked" by sending pulses and a imple of a practical use of a PWM waveform.

controls the amplitude of the signals. So it controls the amplitude of the signal. So it controls the amplitude of the signals. What is the maximum number of duty factors that a 16-bit Output Compare module on a PIC32MX can produce?

65336

What is the maximum number of different PWM periods that a 32-bit Output Compare module can produce on a PIC32MX? 42346728 How do you get a 100% duty factor using the PWM of a PIC32MX? When OC24k is loaded with a 0x0000, the OCx pin will remain low giving a

Does anyone know the answer to these questions? What is the minimum sampling time in the sample-

cause acquisition has a minimum time of 132ns and the clock period of the C is at least 65ns while conversion takes 12 TAD, the minimum sample time = * 12 TAD) + 132ns = 912ns.

Thank you. That's what I thought, but the notes were not very clear.

Are we sure this is right?


Found				

Parset. No.	Symbol	Characteristics	Min.	Typical**	Mex.	Unite	Corditions
Clock P	www						
ACHO:	Suz	ADC Clock Ferrod ^{III}	65	-	-	- File	Dies Table 29-33
Conven	sion Rate						
ACH)	TODAY	Conversion Time	_	12 Tex	-		
ADSI	FOW	Throughput Flate	-	-	1000	Prope	AV00 + 3 /V to 3 6V
		(Sampling Speed)	_	-	400	hops	AV00 = 25V to 3.6V
ADMF	TLAMP	Sangle Time	1 5ap	-	-		Tower must be a 132 re




Give the name of all SPI signal lines / SPI has the following signals






NOTE:
Full-Duplex allows for communication in either direction at any time (2 lines). An example is HTTP Pipelining.



Which graph represents a PIC32MX SPI timing with where CKP = 1 and CKE = 0?



Which graph represents PIC32MX SPI timing with where CKP=0 and CKE=1?

HW10-3(SPI-PIC32-SPIxCON2)

```
HWHOLSEPPECS3.SPPECON2

10 1 September 1 S
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         (university)
```

NOTE: The data sheet may have a typo b/c it doesn't show bit 4, just enter 0 for bit 4 Give a single C instruction to configure a PIC32MX's SPI Module 2 with the following

- Data from RX FIFO is sign extended. - Audio Protocol ENabled. - Audio Data is Mono. - PCM/DSP Mode SPI2CON2 = 0x808B;

Give a single C instruction to configure a PIC32MX's SPI Module 2 with the following properties:

- A ROV is NOT a critical error

tage Reference Sources are VREF+ and VREF-.

Give a single C instruction to configure a PIC32MX's SPI Module 1 with the following

-A ROV is NOT a critical Error.
- A TUR is NOT Critical error.
-Audio Protocol Enabled
-Left-justified Mode.
Answer: SPI1CON2 = 0x381;

HW10-3(SPI-PIC32-SPIxSTAT)

Uniquement Protein V
Designational Review of V
Designational Review of V
Designational Review of V
Designation of V
Designati

CVRCONDits.CVRR = 0; CVRCONDits.CVRSS = 1; CVRCONDits.CVR = 4; Answer 0.338 (2.06-1.16)/4+(2.06-1.16)*4/32

HW11-2(PIC32Comparator-Output)

Just look at the picture below and reason through it. if INV>NONinv, output = 0 The output is zero by default and if there are not ones being outputted it is a tri state (when COE = 0).

CREF voltage < CCH voltage => 0 if CPOL = 0, 1 if CPOL = 1
CREF voltage > CCH voltage => 1 if CPOL = 0, 0 if CPOL = 1
COE = 0 => HiZ



What makes Synchronous Serial Communication "Synchronous"? There is a protocol where each device communicating uses a common clock to synchronize data transmission.

What is Half-Duplex communication?
A system through which each party can communicate with each other, but not at the same time.
Example: Walkie-Talkie

What is Duplex communication?

Duplex, same as full duplex, is a form of communication through which both parties can send and receive data at the same time.

ME7 MES MES MES MES MES MES MES MES

HW10-3(SPI-PIC32-SPIxCON) - the table from the manual works too (pg 166--168)

Half Duplex allows for communication in one direction at one time then can switch to the appeals direction (one time two arrows. An example is the POP3 Protocol (as well as FTP, NNTP; SMTP).
 Simplex allows for communication in one direction only and doesn't allow switching directions. This is sometimes specified programmatically as Simplex Server or Simplex Client.

Which of the following things must a sender and receiver agree upon before they can communicate in a synchronous serial fashion?

The speed of the clock, the order of the bits (MSb or LSb first), Number of bits per symbol, Simplex or Duplex communication.

Give an example of synchronous serial communication protocols mentioned in the

HW10-2(SPI-General)
What does MISO stand for?
Master In-Slave Out

Identify the 7400-series chip shown

Identify the 7400-series chin shown

74HC595

What function does the 74HC595 chip perform? Serial-to-Parallel Conversion What does SPI Stand for? Serial Peripheral Interface SPI has the following signals.

A008 OCCC D000 00EF G0HI JUOK LM0N OOPP
A. FRIMEN Frame SPI support (1=enabled)
B. MSSEN: Master Mode Silve Select Enable (1=slave select SPI enabled)
C. FRMCNT: Frame Sync Pulse Counter (0=1 chars, 5 [max]=32 chars, x=2*n

chard)
MCLKSEL: Master Clock Enable (1=BRC uses BEFCLK)=BRC uses PECLK)
SPIFE: Frame Sync Pulse Edgs Select (1=SP coincides with first bit clock,
O-procedes)
F. ENHBUT: Enhanced Buffer Enable (1=enabled)
G. ON: SPI Peripheral on (1=enabled)
H. SIOL: Stop in litel Mode (1-edscortinue in idle mode)
H. SIOL: Stop in litel Mode (1-edscortinue in idle mode)
PORT)
PORT

PORT)
MODE: if auden=0->0=8 bit mode, 1=16 bit mode, 2/3=32 bit mode
CKE: SPI Clock Edge Select (1=serial output data changes when from active to

idle)
SSEN: Slave Select Enable (1=SSx pin used for slave mode)
CKP: Clock Polarity Select (1=idle state for clock is high & actio
DISSDI: Disable SDI (1=SDI not used by SPL-used by PORT)
STXISEL: SPI Transmit Buffer Empty INT(3=not full,2=½

empty,1=empty,0=when done)
P. SRXISEL: SPI Receive Buffer Full INT (3=full,2=1/4 full,1=not empty,0=last word

Give a Single C instruction to configure a PIC32MX's SPI Module 2 with the following

Give is oniger o
Slave Select Support Enabled
Enhanced buffer mode enabled
-16-bit Mode
-Receive is generated when the buffer is NOT empty.
Answer: SPIZCON = 0x10010401;

SPTRE SP Transcribules Engly Status SE

1 - Transcribules SPCTSS engly

2 - Transcribules SPCTSS and engly

3 - Transcribules SPCTSS and engly

4 - Transcribules SPCTSS and engly

5 - Transcribules SPCTSS and engly

6 - Transcribules SPCTSS and e

a * Towards Indies as that Similarities finds the Similarity of the Communities of the SPREAD Accession, sealing SPTSSS. Accessionally are in before an white the CSP module transfer sizes from SPTSS to SPTSS Common State Many Communities of the CSPTS of the SPTSS of the SPT

Standard Buffer Mode; Automatically set in fundames when the SPI module transfers data from SPInSRbs 5 — sumalically cleaned in fundames when SPInSUF a meet from reading SPInSRbs.

Given the value of a PIC32MX's SPIxSTAT register shown below, SPI1STAT = 0x4000923;

is the following statement true or false? SPI peripheral is busy? TRUE look at bit 11

Given the value of a PIC32MX's SPIxSTAT register shown below, SPI2STAT = 0x31B11A9; is the following statement true or false?

Transmit Buffer Element Count Bits are NOT equal to 27. FALSE


SPI2STAT = 0x81318C1;

is the following statement true or false? Transmit Buffer IS empty. FALSE

HW10-3(SPI-PIC32-WhatisBaudRate) Pourd Rate = (fisery k)/(2*(SPIxBRG+1)) (note the units)

A PIC32MX has a PBCLK frequency of 32.8 Mhz. What is the SPI1 Baud Rate (in kb/s to one decimal place) given the following register settings? SPIxBRG = 473;
Answer = 34.6

CM1CONbits.CCH = 1;



Example 2
Given the following C instructions, what is the value for the PIC32 comparator given

CVREF = 2.690 IVREF = 1.792 C2INA = 1.770 C2INB = 2.543 C2INC = 0.961 C2IND = 0.182

CM2CONbits.COE = 1; CM2CONbits.CPOL = 1; CM2CONbits.CREF = 0; CM2CONbits.CCH = 2; COUT = 0

7615-0-0 7611-06

74HC597

What does the SPI SS# line do?
The slave select line is normally low active and once activated lets the slave know it is about to be sent data. Normally each slave has a different slave select line.

SPI is a _____ protocol.

Master-slave synchronous serial

What's the purpose of a 74HC597 chip when using a SPI Port?
This chip is a shift register, so it can be configured to take a serial input from the SPI Port and convert it to a parallel output. Clowing (which I think is different):
Maybe i'm dumb but on his scripts I has the following (which I think is different):
and then drives its outputs with the data read in.
3 The 74HS97 does the opposite, taking in a parallel data byte, and then transmitting that type serially at its output.

-REFCLK is used for Baud Rate
-Frame Synchronization pulse coincides with first by clock
-Discontinue Module operation when the device enters ldle Mode
-Receive is generated when the buffer is NOT EMPTY
Answer: SPIZCON = 0x80822001;

Give a Single C instruction to configure a PIC32MX's SPI Module 2 with the following

properties:
Slaws Select Support Enabled
Frame Synchronization pulse Coincides with first Bit clock.
-16-bit Mode
-Serial output data changes on transition from active clock state to idle clock state
-Receive is generated when the buffer is NOT EMPTY
-Answer. SPIZCON = 0x10020501;

Give a single C instruction to configure a PIC32MX's SPI Module 2 with the follow reporties:

properties:

- Slave select support ENabled.
- Frame synchronization pulse coincides with first bit clock.
- Frame synchronization pulse coincides with first bit clock.
- Discontinue module operation when the device ente

Give a single C instruction to configure a PIC32MX's SPI Module 1 with the following properties:

- Frame support ENabled.
- Generate a frame sync pulse on every 16 data characters.
- REFCLK is used for Baud Rate.
- SDOx pin is NOT controlled by module.
- Receive is generated when the buffer is at least HALF FULL.
- Answer: SPICON = 0x84801002;

Give a single C instruction to configure a PIC32MX's SPI Module 1 with the folloproperties:

- Slave select support ENabled.

onew select support Exhalbed.
 Frame synchrorization pulse coincides with first bit clock.
 Disconfirme module operation when the device enters tidle Mode.
 Serial cutry data changes on transition from active clock state to idle clock state.
 Receive is generated when the buffer is NOT EMPTY.
 Answer: SPIT-COM > 0.1082/2101.

--- A PIC32MX has a PBCLK frequency of 30.3 MHz. What is the SPI1 Baud Rate (in kb/s to one decimal place) given the following register settings?

A PIC32MX has a PBCLK frequency of 33.5 MHz. What is the SPI1 Baud Rate (in kb/s to one decimal place) given the following register settings?

SPI1BRG = 0x071; Answer = 146.9

HW10-3(SPI-PIC32-WhattsSPIxBR)
Given a PIC32MX PBCLK value of 29.5 MHz, give the value of SPIxBRG to produce a Baud Rate as close to 216.0 kb/s as possible.

Baud Rate as Close to 216.0 kb/s as possible.

Baud Rate as (

Bald fale = (frequency_{PECLK})/(2 (SFIXBRG +1)) SPIXBRG = (frequency_{PECLK})/(2*bald rate) - 1 216.0*10³ b/s = (29.5*10⁶ Hz)/(2*(SPIXBRG +1)) SPIXBRG = 67 Given a PIC32MX PBCLK value of 14.2 MHz, give the value of SPIxBRG to produce a Baud Rate as close to 31.6 kb/s as possible. SPIxBRG = 224

Chapter 11

HW11-2(PIC32-CVRCON)

Give a single C instruction to configure the PIC32MX comparator Modules with the following Properties:

Module is Enable digit to pin.

Voltage Range is 0.25 CVRSRC to 0.75 CVRSRC.

Voltage Range is 0.25 CVRSRC to 1.75 CVRSRC.

The Reference Selection index is 12. This is the last four bits of the binary value CVRCON = x0x86 cvrs.

CVRCOM = 0.889SC; Give a single C instruction to configure the PIC32MX comparator Modules with the following Properties: Module is Enable Williams of the Comparator of the

Example 3
Given the following C instructions, what is the value for the PIC32 comparator given that

CVREF = 2.720 IVREF = 1.696 C1INA = 1.540 C1INB = 0.963F C1INC = 0.126 C1IND = 2.641

CM1CONbits.COE = 1; CM1CONbits.CPOL = 0; CM1CONbits.CREF = 0; CM1CONbits.CCH = 3; COUT = 1 Shouldn't this be 0?

Chapter 12
HW12-(IOACs-Bitts)
DACDits = log_2(((i)gh Voltage - Low Voltage)) ((Increment Voltage)) (A

If we need to produce voltages from 0 to 10 Volts, in increments of 2 mV, what's the fewest number of bits that our DAC input must have?

DACbits = 0of/flight Voltage - Low Voltages Vincrement Voltage Violage Vincrement (log((10-0)/(2*10^-3))/log(2) = 13 Bits

HW12-1(DACs-General)

Every answer above can be found here:

Given the following C instructions, what is the value of CVRef for the PIC32 comparator (to three decimal places) given that VREF+ = 2.06, VREF- = 1.16, and AVDD = 2.19, AVSS = 0.35?

Chapters 10-20 (no 14 - 18)

Homework Equations and Explanations

Explanations and equations are in purple. Explanations and equations are in purple. when typing your answers please don't type word for word a response questions are unconfirmed, take them with a bag of rice a question with a picture, you can save the picture and the default file name contains the answer usually (For HW only)

HW10-1(SynchronousSerialComm-General)
What type of Serial Communication is shown below?

MOSI, MISO, SS#, SCK

HW10-3(SPI-PIC32-Clock)

- Audio Protocol ENable - Audio Data is Mono. - PCM/DSP Mode SPI2CON2 = 0x28B;

Voltage Protections Country (Voltage Protection)

OPRION - engine Circumstance (Voltage Picase)

Give a single C instruction to configure the PIC32MX comparator Modules with the following Properties (Module st Disabled.

Module st Disabled. Module is Disabled.

Voltage level is disconnected from output pin.

Voltage Range is 0 to .67 CVRSRC.

Voltage Reference Sources are VREF+ and VREF-.

The Reference Selection index is 15.

CVRCON = 0x003F;

HW11.2(PC32Comparator-CVREF)
CVRef = (mm CVREF)+(CVR bit #)(either 32 or 24))*(Difference between CVRR
to #)(either 32 or 24))*(Difference between CVRR
to #)(either 10 either 1

bit CREAT Comment and a comment of Creativity and Creativity and a comment of Creativity and a comment of Creativi

Given the following C instructions, what is the value of CVRef for the PIC32 comparator (to three decimal places) given that VREF+ = 2.75, VREF- = 0.31, and AVDD = 2.43, AVSS = 0.99? CVRCONbits.CVRR = 1; CVRCONbits CVRSS = 0

CVRCONDITS.CVR35 - G CVRCONbits.CVR = 14; Answer = 0.84 14/24*(2.43-.99) = 0.84

Give the following C instructions, what is the value for the PIC32 comparator given that CVREF = 1.700 VREF = 1.700 CVREF = 1.700 VREF = 0.700 VREF = 0.841 VREF

Example 3 Given the following C instructions, what is the value for the PIC32 comparator given

What is a "relative accuracy error" as it pertains to a DAC?
It's the Output error between the measured response and a line running from the output given an input of 3, and the output given an input of 3 - 1.
Give an Example of how a DAC can be used in a methedded system.

Give an Example of how a DAC can be used in an embedded system. They could be used to generate an audio signal from 0°s and 1°s to an analog signal from 1 that could be sent to a handphone amp.

A zero order hold is used in the reconstruction of an analog signal for a DAC.

Basically, its used to describe the effect of converting a discrete time signal into a continuous time signal.

What does 'unpoka' mean as it pertains to a DAC?

The binary input can only be a possible number.

What is a "full scale error" as it pertains to a DAC?
The difference between the actual value that triggers the transition to full-scale and the ideal analog full-scale transition value.

What is a the "zero error" of a DAC? It indicates how well the actual transfer function matches the ideal transfer function at a single point.

What does "offset binary" mean as it pertains to a DAC?

Why are you not generally going to find a DAC on a microcontroller?

unjour "And pay attention to whether they want the answer in V or mV if a 11-bit unipode DAC has a reference voltage of 67 V ofts, what is the smallest non-zero voltage in V) hat can be produced?

3.27

3.27

Unpoter Equation: SmallestVoltage = RefVolt / (2*Bis)

If a 10-bit bipolar DAC has a reference voltage of 10.8 V, what is the smallest positive voltage (in mV to three decimal places) that can be produced? 21.094 Bipolar Equation: SmallestVoltage = RefVolt / (2*(Bits - 1))

If form=1, 10th bit is sign (every bit before it should be the same) and last 9 bits are the decimal (signed int), remember 0x200=-512 and then you add the next 9 bits to 512 if 10th bit is 1

If form=2, first 10 bits are decimal and answer = decimal / (2ⁿ) (n is always 10, so 1024)

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 1; what decimal value does the following binary code sequence repr 11111 110_1101_110_ -290.0 -512+0b11011110

Consider a PIC32MX with the following ADC1 settings, AD1CONHots-FORM = 0; what decimal value does he following binary code sequence represent? 0000 0001 0110 0001 350.0

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 2; what decimal value does the following binary code sequence represent? 0110.0011 1000.0000 0.389

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 3; MA1CON1bits.FORM = 10; Mark decimal value does the following binary code sequence represent? 1001 1000 1100 0000 -0.403

4.403
FORM = 3 means it's a Signed Fractional 16-bit, so you disregard the last six 0's
The first bit is the sign, so you start with .2'0'= -512
You then convert the next 9 binary numbers to decimal
-512 + 09 = -413
Answer = decimal 2'n (n is always 10 so 1024) -413 / 1024 = -0.403

HW12-3/PIC32-ADC-WhatIsCode-Decimal-32bit)
If form=5, bit 9 is sign and every bit before it should be the same, 0xFFFFF000=-512
If form=6, first 10 bits are decimal, answer-number([2^n), n=10
If form=7, 1st bit is sign, next 9 are decimal, answer-signed int([2^n), n=10

DIFFERENCE EQUATION SUMMARY

Signed	Unsigned
((B±512)/(2^10))(VREFH-VREFL)+(VREFL)	(B/(2^10))(VREFH-VREFL)+(VREFL)
B = All d bits converted to binary. These command. *Leading 1: -512 (signed) *Leading 0: +512 (signed) **With signed, include the sign bit in I	
180	the state of the s

LIXX Sets Output Formet bits FORMULPS: Day Opput Forms the

1. * Speet Forms 124e (COV * exist shall allers seen seen soon coors)

1. * Figure Forms 124e (COV * exist shall allers seen seen soon coors)

1. * Figure Forms 124e (COV * exist shall shall soon seen soon coors)

1. * Figure Forms 22ed (COV * exist shall s

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 2; AD1CON2bits.VCFG = 1; and has the following Reference voltages:

VREF+ = 4.4 vols. VREF- = 0.8 Volts. What voltage value (to three decimal places) does the following binary so represent? 1111 0110 0100 0000 **4.259** 0b1111011001/1024*(4.4-.7)+.7

HW12-3(PIC32-ADCVoltage-Fractional-Difference-32bit)
Consider a PIC32MX with the following ADC1 settings,
AD1CON1bits.FORM = 1;
AD1CON2bits.VCFG = 3;
and has the following Reference voltages:

HW12-3(PIC32-ADCVoltage-SignedDifference-16bit)
Consider a PIC32MX with the following ADC1 settings,
AD1CON1bits FORM = 1;
AD1CON2bits FORM = 1;
AD1CON2bits VCFG = 1;
and has the following Reference voltages:
AVDD = 4.1 Volts.
AVSD = 4.2 Volts.

VREF - 1.3 Volts.
VREF - 1.5 Volts.
VREF - 1.6 V

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 1; AD1CON2bits.VCFG = 0; and has the following Reference voltages: AVDD = 4.6 Volts.

AVSS = 12 Volts.
VREF+ = 2.8 Volts.
VREF+ = 2.8 Volts.
VREF = 1.4 Volts.
What voltage value does the following binary sequence represent (to four d places)?
1111 1111 1111 1110 110
2.8668

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 1; AD1CON2bits.VCFG = 3; and has the following Reference voltages: AVDD = 4.3 Volts. AVSS = 0 Volts. VSFFF = 4.4 Volts. age value does the following binary sequence represent (to four decima places)? 1111 1110 0011 0000

uation: MaxVoltage = RefVolt * [2^(Bits-1) - 1] / 2^(Bits-1)

If a 10-bit unipolar DAC has a reference voltage of 12.8 Volts, what is the maximum voltage (in Volts to four decimal places) that can be produced? 12.7875

HW12-1/DACs-Values-Offset)
Given a 10-bit Offset-Binary bipolar DAC with a Vref of 10.0 V, what voltage output (to 3 decimal places) for an input code of 01 0010 0001?
SmallestVoltage = { (Vref. / (2^(max. v))) * Binary }-Vref ((10/2*(10.1))²28-0) = 0 - 4.385 * (10/2*(10.1))²58-0) = 0 - 4.385 * (10/2*(10.1))²5

HW12-HDACs-Values)
""Again, watch for whether the DAC is unipolar (use bits) or bipolar (use bits-1)
Given a 10-bit injoider DAC with a Viet of 10.0V, what voltage would be output (to 3 decimal places) for an input code of 01 1000 00017
3.760

3.760 Unipolar Equation: Voltage = $\{Vref/(2^hbits)\}$ * (binary code converted to decir = $(10.12^h(0))$ * (385) = 3.760

Bipolar Equation: Voltage = (Vref / 2^(bits - 1)) * (binary code converted to de

HW12-1(MultichannelDAC) EXAMPLE SET 1

EXAMPLE DE 1 1
What voltage for three decimal places) would come out of Channel 3 of the 6-bit DAC below given Verl = 3 V if the following bits are sent and the right-most bits are transmitted fruit.

International for the control of the control

Vout = (Vref*D_s) / 2*(#cf8tts)
D_s = Decimal value of (# of 8tts) in specified channel
Always start counting from the right. Pay attention to MSB (Most significant bit) and
LSB (Least significant bit);
(3°20)(2°6) = 0.938 V

What voltage (to three decimal places) would come out of **Channel 1** of the **7-bit** DAC below given Yref = **3** V if the following bits are sent and the right-most bits are transmitted first. 1110 0101 0000 1000 0110 1001 0000

Consider a PIC32MX with the following ADC1 settings, AD1C0N1 bits.FORM = 5; what decimal value does the following binary code sequence represent? 1111 1111 1111 1111 1111 1110 1100

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 7:

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 7;

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 5, Mark and Control bits FORM = 5, Control

HW12-3(PIC32-ADCVoltage-Fractional-16bit)

Consider a PC-S2MX with the following ADC1 settings.
ADI CONTIble FORM = 2.
ADI CONTIBLE FO represent? 1001 1110 1000 0000 1.61 0b1001111010/1024*2.6

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 6; AD1CON2bits.VCFG = 3; and has the following Reference voltages: AVDD = 2.4 Volts.

AVDD = 4.8 Volts AVSS = 0 Volts

VREF = 3 1 Volts.
VREF = 0 Volts.
WREF = 0 Volts.
What voltage value does the following binary sequence represent (to four deplaces)?
1111 1110 0001 0010
0.0454 0b 10010*3.1/1024

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 6; AD1CON2bits.VCFG = 2; and has the following Reference voltages:

AVSS = 0.1 Volts. VREF+ = 3.6 Volts.

4.007 (0b1100110101 / 1024) * (4.8 - 0.8) - (-0.8)

HW12-3(PIC32-ADCVoltage-Signed-16bit)
Consider a PIC32MX with the following ADC1 settings,

AD1CON1bits.FORM = 5; AD1CON2bits.VCFG = 2; and has the following Reference voltages: AVDD = 3.5 Volts

AVDD = 35 Voils.
AVDS = 0 Voils.
VREF = 3.1 Voils.
VREF = 3.1 Voils.
VREF = 0 Voils.
What Voilage value does the following binary sequence represent (to four de places)?
1111 1111 1111 1111 1111 1111 1111 1011
1.7329

Consider a PIC32MX with the following ADC1 settings, AD1C0N1bits FORM = 1; AD1C0N2bits VCFG = 1; and has the following Reference voltages: AVDD = 2.1 Volts. AVDS = 0 Volts. VREFF = 2.2 Volts.

HW12-3(PIC32-ADCVoltage-SignedDifference-32bit)
Consider a PIC32MX with the following ADC1 settings,
AD1CON1bits.FORM = 5;
AD1CON2bits.VCFG = 3;

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 5; AD1CON2bits.VCFG = 2; and has the following Reference voltages:

AVD1 = 3.7 Volts

What voltage value does the following binary sequence represent (to four decimal piaces): 1111 1111 1111 1111 1111 1111 1111 0001 0000 1.4969

HW12-3IPIC32-ADCVoltage-SignedFractional-Difference-16bitl
Consider a PIC32MX with the following ADC1 settings,
AD1COM1bis-FC0ME = 5,
AD1COM1bis-FC0ME = 5 places)? 1111 1010 1100 0000 2.3426 0b111101011/1024*(3.8-1)+1

2.672
What voltage (to three decimal places) would come out of Channel 1 of the 5-bit DAC below given Verl = 3 V if the following bits are sent and the right-most bits are transmitted first.
0101 0011 1010 0100 0110 1010

0.563

EXAMPLE SET 2
What voltage (to three decimal places) would come out of Channel 4 of the 5-bit DAC below given Viefe 3 VI the following bits are sent and the right-most bits are transmitted frist.

1011 0110 1011 0000 1101

What voltage (to three decimal places) would come out of Channel 4 of the 7-bit DAC below given Iver = 5 V if the following bits are sent and the right-most bits are transmitted first.

1011100.01110110.011110.011110.01

What vollage (to three decimal places) vesuld conne out of Channel 3 of the S-bit DAC below given Wer # 5 of the following bits are sent and the right-most bits are transmitted first. 1001 1101 0101 1001 0101 1001 1001

AVSS = 0 Volts.
VREF+ = 2.1 Volts.
VREF+ = 0.2 Volts.
What voltage (to the decimal places) value does the following binary sequence of the following binary sequence

Consider a PIC32MX with the following ADC1 settings,
AD1CONIbits FORM = 6,
AD1CONIbits FORG = 1;
and has the following Reference voltages:
AVDD = 3 2 Volts.
AVDS = 0 Volts.
VREFF = 2 & Volts.
VREFF = 2 & Volts.
VREFF = 0 Volts.
VREFF = 2 to Volts.

HW12-3(PIC32-ADCVoltage-Fractional-32bit)
AD1CON1bits.FORM = 6;
AD1CON2bits.VCFG = 3;
and has the following Reference voltages:
AVDD = 2.3 Volts.
AVSS = 0 Volts.

AVISS = 0 Voins.
VREF+ = 3.6 Volts.
VREF- = 0 Volts.
What voltage value (to three decimal places) does the following binary sequence

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 6; AD1CON2bits.VCFG = 0; and has the following Reference voltages: AVDD = 2.6 Volts.
AVSS = 0 Volts.
VREF+ = 2.5 Volts.
VREF+ = 0 Volts.
What voltage value (to three decimal places) does the following binary sequrepresent?

VREF - 6 Volts. What woltage value does the following binary sequence represent (to four decimal stiffs into 100 1011 0.4424 (0.6100) 1011 0.4424

Consider a PIC32MX with the following ADC1 settings, AD1C0M1sits FORM = 1; AD1C0M2sits VCFG = 3; and has the following Reference voltages: AVDD = 3.3 Volts. AVSS = 0 Volts.

VREF = 2 Cots.

VREF = 0 Volta.

What voltage value does the following binary sequence represent (to four de places)?

1111 1110 1110 0101

0.5814

0.5814

IMW12.2/IPIC32.ADCVoltage.SignedFractional.15bit)
Consider a PIC33MN with the following ADC1 settings,
AD1CONIbits FORM = 3,

001000111 - 512) / 1024) * 4.8

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 3; AD1CON2bits.VCFG = 1; and has the following Reference voltages: AVDD = 3.8 VODD = 3.8 VODD

HW12-3(PIC32-ADCVoltage-SignedFractionalDifference-32bit)
Consider a PIC32MX with the following ADC1 settings.

HW12-3(PIC32-ADCVoltage-SignedFractionalPositiveDifference-16bit)
(Binary value + 512)/1024*(Viespit-Viespit)+Viespit

HW12-3(PIC32-ADCVoltage-SignedFractionalPositiveDifference-32bit)
(Binary value + 512)/1024*(Vees+-Vees)+Veess.

WHYE-3-PICES ACCIVINGS—Stander Fractional Positive-16-bit)
Consider a PICGSUMX with the following ADC1 settings,
AD1COMbits FORM = 3;
A What voltage value does the following binary sequence repres 0110 1001 1000 0000 2.9188

value + 512)/1024*(V_{REFH})

HW12-SIPIC32-ADCVoltage-SignedPositive-16bit)
Consider a PIC32MX with the following ADC1 settings,
AD1CON22bit - VCFG = 0;
and has the following Reference voltages:
AVD5 = 3 Volts.
AVD5 = 3 Volts.
VKEF+ = 3.1 Volts.

hat voltage value does the following binary sequence represent (to four decima

2.2674
WWY3_2PIPC32_ADC_Voltage_SignedFractional_32bit)
Consider a PC32MX with the following ADC1 settings,
AD1CONUSE_FORM = 7;
AD1CONDES_FORM = 7

HW12-3(PIC32-ADCVoltage-Signed-32bit)
Consider a PIC32MX with the following ADC1 settings,
AD1CON1bits FORM = 5;
AD1CON2bits VOFG = 5;
AD1CON2bits VOFG = 6;
AD1CON2bits VOFG =

Consider a PIC23MX with the following ADC1 settings, AD1C0Ntbst FCRM = 5, AD1C0Ntbst FCFG = 2; and has the following Reference voltages: AVD0 = 20 Volts.

VREF = 3.7 Volts.
VREF = 0 Volts.
VREF = 0 Volts.

VREF- = 0 Volts.
What voltage value does the following binary sequence represent (to four decimal What voltage value do places)? 0000 0001 1010 1011 2.751

Consider a PIC32MX with the following ADC1 settings,

HW12-3(PIC32-ADCVoltage-Unsigned-32bit)
Same as HW 12-3(PIC32-ADCVoltage-Unsigned-16bit) above

If a 12-bit bipolar ADC has a reference voltage of 13.9 Volts, what voltage (in V to foul decimal places) does an output code value of all 1's represent? Bipolar Equation: Voltage = (Vref / 2*(bits-1)) - Vref All 1's > make positive 13.8832

If a 10-bit unipolar ADC has a reference voltage of 4.4 Volts, what voltage (in decimal places) does an output code value of all 1's represent? Bipolar Equation worked here for some reason 4.3957

If we need to sample voltages from 0 to 11.4 Volts, with a resolution of 62 mV, what's the fewest number of bits that our ADC output must have?

ADC bits = log((High Voltage -Low Voltage)/Resolution Voltage)/log(2) (Round up)

***For the following, there are two equations based on wretnes are under structure transposers bipolar
***And pay attention to whether they want the answer in V or mV
fa 10-bit unipolar ADC has a reference voltage of 12.5 Volts, what voltage (in mV) does an output value of 1 represent?
12.207
Unipolar Equation: Voltage = Vref / 2*bits

If a 13-bit bipolar ADC has a reference voltage of 5.3 Volts, what voltage (in V to three decimal places) does an output of 1 represent?

5.299

Bipolar Equation: Voltage = (Vref / 2*(bits-1)) - Vref

HW12-3(PIC32-ADC-WhatIsCode-Decimal-16bit)

 $log((11.4-0)/(62*10^{-3}))/log(2) = 8$

*Leading 1: -512 (signed) *Leading 0: +512 (signed) If form=0, find decimal of last 10 bits

HW12-3(PIC32-ADCVoltage-Fractional-Difference-16bit)
Consider a PIC32MX with the following ADC1 settings,
AD1CON1bits.FORM = 2;
AD1CON2bits.VCFG = 0;
and has the following Reference voltages:

and has the following Reference voltages: AVID = 4 OVER.

VAVID = 5 OVER.

VALUE = 0.00 VER.

VALUE = 0

Councilor a PIC32MX with the following ADC1 settings,
AD1CONIbits FORM = 2.
AD1CONIbits FORM = 2.
AD1CONIbits FORG = 3.
and has the following Reference voltages:
AVIDS = 40 Vots.
AVIDS = 0.9 Vots.
AVISS = 0.9 Vots.
WEET = 4.6 3 Vots.
What voltage value (to three decimal places) does the following binary sequence represent?

1.724 (0b10101011)1024*(4.6-0.3)+0.3

Consider a PIC33MX with the following ADC1 settings, AD1C0N1bits FORM = 2, AD1C0N1bits FORM = 2, and has the following Reference voltages: ANSS = 1.3 Volt. VCFG = 3, and has the following Reference voltages: ANSS = 1.3 Volt. VCFG = 3, and ADC = 3.0 Volts. VCFG = 3, and ADC = 3.0 Volts. VCFG = 3.0 0101 0100 1100 0000 1.724 (0b101010011)/1024*(4.6-0.3)+0.3

AVSS = 0 Volts.

VREF = 2 D Volts.

VREF = 0 Volts.

VREF = 0 Volts.

VREF = 0 Volts.

VREF = 0 Volts.

1111111 1111 1111 1111 1110 1001 0101

0.4074

((a)t010010101-512) / 1024) * 2.8

HW12-3(PIC32-ADCVoltage-Unsigned-16bit)

The Specific Control of the Sp

```
Consider a PIC32MX with the following ADC1 settings, AD1C0N1bits.FORM = 4; AD1C0N2bits.VCFG = 0; AD1C0N2bits.VCFG = 6; AVD0 = 4.6 Vofts. AVD0 = 4.6 Vofts. Vofts. Vofts. AVD0 = 4.6 Vofts. Vofts. AVD0 = 4.6 Vofts. 
            VREF+ = 3.9 Volts.
VREF- = 0 Volts.
                                  ter- = 0 volts.
hat voltage value (to three decimal places) does the following binary sequence
present?
            0000 0000 0000 0000 0000 0000 0000 0010 1001
0.184
Consider a PIC32MX with the following ADC1 settings,
AD1CONIbits FORM = 4;
AD1CONIbits FORM = 4;
AD1CONIbits FORM = 4;
AD1CONIbits FORM = 3;
and has the following Reference voltages:
AVIDD = 21 Volts.
AVIDS = 0 Volts.
VI
```

represent? 0000 00nn11 0000 1001 4.345

Consider a PIC32MX with the following ADC1 settings, AD1CON1bits.FORM = 0; AD1CON2bits.VCFG = 1; and has the following Reference voltages:

Give a single C instruction to select the following pins as input for MUX A of a PIC32MX's ADC Module:

AD1CSSL = 0x3900;

```
phonometric food on 17

white the profession of the control for the registration and

1 therefore a first condition of control to the first of annother control to

the control of the condition of processes to seed 10° annother control control
                                                                                                                                                                                            The contract of the contract of contract to the contract represents the contract of the contra
                                               The second secon
                                               In the Control of Cont
                                               In the table list in
```

What does RTS in RS-232 stand for? Request to Send
What does DSR in RS-232 stand for? Data Set Ready
What does DSR in RS-232 stand for? Data Set Ready
What was RS-232 and modens originally designed to communicate over? Telepho
Lines
What does RI in RS-232 stand for? Ready Data
What does RI in RS-232 stand for? Ready Data
What does DTE in RS-232 stand for? Data Terminal Equipment
What does DTE in RS-232 stand for? Data Terminal Equipment
What does DTE in RS-232 stand for? Data Carrier Detect
What She minimum number of wires necessary to communicate with the RS-232
enchorag? 3.

HW13-3/UART-General)
What does Baud Rate mean? Baud rate is the "symbols per second"
How many Statal Bis does a UART have? One
How many Statal Bis does a UART have? Variable/programmable
What is the purpose of a UART? It remains and receives serial data using a shift register
What is AB UART bit usually used for? The 9th bit determines whether or not the

remaining

8 bits transmitted contains a device address, or data for the selected device. What does LIART stand for? Universal Asynchronous Receiver Transmitter What here of communication does LIART perform? Asynchronous Serial How many start bits does a LIART have? One What causes a UART Overnut Erro? If a new byte arrives before the byte in the buffer is moved into the CPU, an Overrun Error occurs.

HW13-3(UART-WhatIsTransmission-Parity)

Explanation below

Given the following liming diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value with

1F with Odd (

and 2 stop bits)

Even/Odd) parity and 2 stop bits)

Given the following timing diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value with CS with Even party and 1 stop bit(s)

elow show the data of a CAN transmission tate on the bus all at the same time. Which condocomorphisms of the same time with the condocomorphisms of th on for various nodes wanting to ch node will get to use the bus first?

Percental 18 (ee east transmission shown... the value of the ACK Delimeter is 1 (answer in gray)

HW13-5(CAN-Format-ACK)
Given the data of the CAN tran

HW13-S(CAN-Format-ACK)
Given the data of the CAN transmission shown.

110001011400020011111110

the value of the ACK field is 0

HW13-5(CAN-Format-CRC)
Given the data of the CAN transmiss

HW13-5(CAN-Format-DataLength)
Given the data of the CAN transmission shown
egi_11etail_meelc@gg11etail!1111e0et11e0et11e0e11e111111111e
...the value of the Data Length is 8 (if binary value is greater than 8, the answer is 8)

AVDD = 4.5 Volts.
AVSS = 2.6 Volts.
VREF. = 4.3 Volts.
VREF. = 1.5 Volts.
What voltage value (to three decimal places) does the following binary sequence represent?
0000 0000 0100 0110

HW12-3(PIC32-ADCVoltage-UnsignedDifference-32bit)
One more...

HW12-3(PIC32-ADCxCHS)
Give a single C instruction to configure a PIC32MX's ADC Module with the following

properties:

- Channel 0 negative input is VREFL for MUX B.

- Channel 0 positive input is AN10 for MUX B.

- Channel 0 negative input is AN1 for MUX A.

- Channel 0 positive input is AN1 for MUX A.

AD1CHS = 0x0A810000;

https://disarcocommunications.commun

parentheses. AD1CON1bits.FORM = 6;

Use the info from the data sheet found under HW 12-3 (PIC32-ADCxCON1Multi)

Give a single C instruction which will turn off the Analog to Digital perpheral module in a PIC32MX without modifying any other parameters. (Leave a single space between all variables and/or operators and use no parentheses.)
ABTOCOMISS.ON = 0;

HW12-3(PIC32-ADCxCON1Multi)
Give a single C instruction to configure a PIC32MX's ADC Module with the following

properties:
ADC module IS operating.
ADC modul

M THE SERVICE SHOW IT AND THE No. 1 (No. 10), when you will be about "Manager to your ESA, it which have to you.

100. Coulom to have.

2 (No. 10), when you have the same a street home to you will be about t

Example 1
Complete the C Instructions below to produce the following sampling sequence using ADC1 of a PIC32BUX.
AD18UR1 = MUXA ANA
AD18UR1 = MUXB ANA
AD18UR1 = MUXB ANA
AD18UR1 = MUXB ANA
AD18UR1 = MUXB ANA
AD18UR3 = MUXB ANA Example 1

etc...
AD1CON2bits.CSCNA = 0; ***1 if the ANx values change within any MUXy, 0

onerwise.
AD1CON2bits.SMPI = 5; Amount of buffers between interrupts minus 1.
AD1CON2bits.BUFM = 1;

SUFM = 1, SUFM = 0 when conversion<u>results</u> are written sequentially starting at I goes until the number of samples defined by SMPI and starts over AD1CON2bits ALTS = 1: If they alternate between MUXA and MUXB, this is ≠1

otherwise u.
ADTCHSbits.CH0SB = 4; If the MUXB values correspond to one AN value (like this example), this is just equal to the value of that ANx. If it <u>doesn't</u> correspond to just one,

this is = X.
AD1CHSbits.CH0SA = 3; Same thing as CH0SB, but for MUXA commands.
AD1CSSL = X; ***Use the CSSL reference and put a 1 for every ANx value used. 0s when you don't. Unless it's only 1 value, then it's an X

Example 2 Complete the C instructions below to produce the following sampling sequence using ADC1 of a PIC32MX . AD1BUF0 = MUXA AN0 AD1BUF1 = MUXA AN5

rity. s is just the number of high values in the blue section before the

HEAL TOW, WHICH IS 2 In this case.

Given the following timing diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value 0x34 with Odd (Even/Odd) parity and 1 stop bit(s).

Given the following timing diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hax value **0xA1** with **Even** (Even/Odd) parity and **1** stop bit(s).

stop bit(s). Given the following liming diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value 89 with Odd parity and 1 stop bit(s).

Given the following timing diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value 68 (?) with Odd parity and 2 stop

Given the following timing diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value 3C

HW13-5(CAN-Format-RR)
Given the data of the CAN transm

Test 3 only covers parts 10 - 13

Chapter 19

What do you call the part of a steeper motor that is generally stationary and is held in place by the outer case? Stator What do you call the part of a steeper motor that is generally stationary and is held in place by the outer case? Stator What type of steeper motor has a communitor to produce a magnetic field on the rotor? None What type of steeper motor has a communitor to produce a magnetic field on the rotor? None What type of steeper motor has a communitor to produce a magnetic field on the rotor? None What do you call the part of a steeper motor that are radial projections on the mitor's produce of the rotor of the

poles used to concentrate the magnetic illux to consumer FT Teeth
What is the following stepper motor graph exhibiting by label 'A'? Loss of

What is the lowwrite seeper income yes control to the lowwrite seeper motor where it can still stop, start, or revense? Put lin Torque or revense? Put lin Torque (What do you call the minimum angle a stepper motor can rotate? Step size J.

A - A - AB - AB - BA - BA - AB - AB - BA - BA

HW19(StepperMotors-Hybrid-RotorTeeth) From the notes: "The number of Rotor Teeth is somewhat larger than the Stator

ake the stator teeth number and go to the next highest amount.

n a hybrid stepper motor with 4 poles and 40 stator teeth, which number would be the best choice for the number of rotor teeth the motor has? 50 Given a hybrid stepper motor with 3 poles and 36 stator teeth, which number would be the best choice for the number of rotor teeth the motor has? 46 AD1CON1 = 0x81E0;

HW12-3(PIC32-ADCxCON2)

Give a single C instruction for a PIC32MX which will tell the Analog to Digital peripher module to use AVDDand AVSS as its voltage references without modifying any other parameters. (Leave a single space between all variables and/or operators and use no parentheses.)
AD1CON2bits.VCFG = 0;

et found under HW 12-3 (PIC32-ADCxCON2Multi)

Give a single C instruction for a PIC32MX which will tell the Analog to Digital peripheral module to interrupt after every five sample sequences without modifying any other parameters. (Leave a single space between all variables and/or operators and use no parentheses.).
ANTO(N2bits.SMPI = 4;

HW12-3(PIC32-ADCxCON2Multi)

Qive a single C instruction to configure a PIC32MX's ADC Module with the following

propertius.

- VREFH uses AVDD, VREFL uses external VREF- pin.
- Disable Offset Calibration Mode.
- Soan the Inquis.
- Soan the Inquis.
- Interrupt affer completion of each 3rd conversion.
- Buffer configured as one 16-word buffer.
- Always use Sample A MUX settings for input.

AD1CON2 = 0x4408;

HW12-3(PIC32-ADCxCON3)
Give a single C instruction for a PIC32MX which will have the Analog to Digital
peripheral module use a sample period of four TADs without modifying any oth
parameters. (Leave a single space between all variables and/or operators and
parameters.) AD1CON3bits.SAMC = 4;

Use the info from the data sheet found under HW 12-3(PIC32-ADCxCON3Multi)

HW12-3(PIC32-ADCxCON3Multi)

AD1BUF2 = MUXA AN6 AD1BUF3 = MUXA AN7 AD1BUF4 = MUXA AN0 AD1BUF4 = Generated > AD1BUF0 = MUXA AN5 AD1BUF1 = MUXA AN6 AD1BUF2 = MUXA AN7 AD1BUF3 = MUXA AN0 AD1BUF4 = MUXA AN5 Interrupt Generated >

etc...
AD1CON2bits.CSCNA =
AD1CON2bits.SMPI = 4;
AD1CON2bits.BUFM = 0;
AD1CON2bits.ATS = 0;
AD1CHSbits.CHOSB = X;
AD1CHSbits.CHOSA = X;
AD1CHSbits.CHOSA = X;

produce the following sampling sequence using

ADIBUF4 = MUXA ANIO ADIBUF5 = MUXA ANIO ADIBUF5 = MUXA ANIO ADIBUF6 = MUXA ANIO ADIBUF9 = MUXA ANIO ADIBUF9 = MUXA ANIO ADIBUF1 = MUXA ANIO Electropi Generated > Etc...

Etc...
AD1CON2bits.CSCNA = 0;
AD1CON2bits.SMPI = 6;
AD1CON2bits.BUFM = 1;
AD1CON2bits.ALTS = 1;
AD1CHSbits.CH0SB = 2;

with Even parity and 1 stop bit(s). Given the following liming diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value 29 with Odd parity and 2 stop bit(s).

Given the following liming diagram of a PIC32MX 8-bit UART transmission with parity, the first value being transmitted is the hex value 84 with Odd parity and 2 stop bit(s).

HW13-JULAET Anhalds Transmission)
Machine the Provinces quastions over seed to fills the binary value (shown in re diven the following timing diagram of a PICS2MX 9-bit UART transmission with no party bit, the first value being transmitted is the hex value 0.62F with 2 stop bits.

Given the following timing diagram of a PICS2MX 9-bit UART transmission with no party bit, the first value being transmitted is the hex value 0.62F with 1 stop bits.

Given the following timing diagram of a PICS2MX 9-bit UART transmission with no party bit, the first value being transmitted is the hex value 0.x187 with 1 stop bits.

HW13-4/PIC32-UART-U-MODE:
Give a single C instruction to configure UART 1 of a PIC32MX with the following parameters. Nature all parameters not mentioned are 0's.)
UTX_URXX, and UBCUX, priss are enabled. (bits9-8 = 11) lobe. (bit13 = 1)
UTX_URXX, and UBCUX, priss are enabled. (bits9-8 = 11)
8-bit Data, No Party, (bits2-1 = 00)
2 Stop Bits. (bit0 = 1)2 = 1 = 00)

U1MODE = 0x2341;

Given a hybrid stepper motor with 2 poles and 40 stator teeth, which number would be the beet choice for the number of rotor teeth the motor has? 40 fewer a hybrid stepper motor with 5 poles and 6 stator teeth which number would be Given a hybrid stepper motor with 3 poles and 6 stator teeth, which number would be Given a hybrid stepper motor with 3 poles and 24 stator teeth, which number would be the best choice for the number of rotor teeth the motor has? 40 Given a hybrid stepper motor with 8 poles and 24 stator teeth, which number would be the best choice for the number of rotor teeth the motor has? 42 Given a hybrid stepper motor with 8 poles and 24 stator teeth, which number would be the best choice for the number of rotor teeth the motor has? 32 Given a hybrid stepper motor with 3 poles and 69 stator teeth, which number would be the best choice for the number of rotor teeth the motor has 27 0.

the best choice for the number of rotor teeth the motor has? 70 "If 18 Spapenhous-Hylo-Sharl Ceef of the poles and hylocally are 16 to 32." Pick of the poles and hylocally served the served of the poles and hylocally are 16 to 32." Pick closest multiple of a r of poles that is less than 8 of rotor teeth Green a hylod stepper motor with 4 poles and 28 rotor teeth, which number would be the best choice for the number of stator teeth the motor has? 20 Green a hylod stepper motor with 5 poles and 20 rotor teeth, which number would be the best choice for the number of stator teeth the motor has? 15 Green a hylod stepper motor with 5 poles and 20 rotor teeth, which number would be the best choice for the number of stator teeth the motor has? 12 Green a hylod stepper motor with 5 poles and 20 rotor teeth, which number would be the best choice for the number of stator teeth the motor has 7 Green a hylod stepper motor with 5 poles and 40 rotor teeth, which number would be the best choice for the number of stator teeth the motor has 7 36 number would be the best choice for the number of stator teeth the motor has? 36 number would be the best choice for the number of stator teeth the motor has? 36 number would be the best choice for the number of stator teeth the motor has? 36 number would be the best choice for the number of stator teeth the motor has? 36 number would be the best choice for the number of stator teeth the motor has? 36 number would be the best choice for the number of stator teeth the motor has? 36 number would be the poles of the number of stator teeth the motor has? 36 number would be the poles of the number of stator teeth the motor has? 36 number would be the poles of the number of stator teeth the motor has? 36 number would be the poles of the number of stator teeth the motor has? 36 number would be the poles of the number of stator teeth the motor has? 36 number would be the poles of the number of stator teeth the motor has? 36 number would be th

HW19(StepperMotors-Hybrid-StepSize)

Step size = 300*(R1-51)(R17-51) Given a 4-phase Hybrid stepper motor with 72 stator teeth and 90 rotor teeth, what is the step size of the motor (in degrees to two decimal places)? 1.00

HW19(StepperMotors-Hybrid-ToothPitch)

Tooth pitch = 360/RT
Given a 5-phase Hybrid stepper motor with 39 stator teeth and 49 rotor teeth, what is
the tooth pitch of the motor (in degrees to two decimal places)? 7.35
Given a 3-phase Hybrid stepper motor with 21 stator teeth and 35 rotor teeth, what is
the tooth pitch of the motor (in degrees to two decimal places)? 10.29

HW19(StepperMotors-VR-MS-PitchStepSize)

Given a 5-phase Multi-stack Variable Reluctance stepper motor with 20 rotor teeth, what is the step size of the motor (in degrees to two decimal places)?3.6

Give a single C instruction to configure a PIC32MX's ADC Module with the follow properties:

- Clock derived from FRC. - Sample time = 0 TAD. - TAD = 2 TPB. AD1CON3 = 0x8000;

Give a single C instruction to configure a PIC32MX's ADC Module with the following properties:

- Clock derived from FRC - Sample time = 5 TAD. - TAD = 10 TPB.

Give a single C instruction to configure a PIC32MX's ADC Module with the follow properties:

- Clock derived from FRC. - Sample time = 1 TAD. - TAD = 6 TPB. AD1CON3 = 0x8102

HW12-3(PIC32-ADCxCSSL)
Give a single C instruction to select the following pins as input for MUX A of a Give a single C instruction
PIC32MX's ADC Module

If VSS is listed, bit 15 = 1.

If IVREF is listed, bit 14 = 1.

If CTMU is listed, bit 13 = 1.

Set each corresponding bit to 1 that's listed.

For the above problem, bit 15 = 1, bit 12 = 1, bit 3 = 1, and bit 2 = 1. The rest are 0.10010000000001100 = 0.90000

AD1CHSbits.CH0SA = 10; AD1CSSL = X;

Example 4
Complete the C instructions below to produce the following sampling sequence using ADC1 of a PIC32MX.
AD18UF0 = MUXA ANO
AD18UF1 = MUXB INREF

AD1BUF2 = MUXA AN2 AD1BUF2 = MUXB AN2
AD1BUF8 = MUXB IVREF
AD1BUF9 = MUXB AN4
AD1BUF10 = MUXB IVREF

< Interrupt Generated > AD1BUF0 = MUXA AN5 AD1BUF1 = MUXB IVREI AD1BUF2 = MUXA AN7

etc... AD1CON2bits.CSCNA = 1; AD1CON2bits.SMPI = 2: AD1CON2bits.BUFM = 1; AD1CON2bits.ALTS = 1 AD1CHSbits.CH0SB = 14 AD1CHSbits.CH0SA = X; AD1CSSL = 0x00B5;

WHIT2-4(PIC32 ADC-WhatisSequence)
Given the following register settings in a PIC32MX, give the sampling sequence that takes place showing what buffer[s] size rifled by what input (including which MUX) and show when an interrupt would be generated.
AD1CM2 = 0x000000007
AD1CM3 = 0x3880000
AD1CM3 = 0x0000000CD

Chapter 13

HW13-2(RS-232-General)
What does Modern stand for? Modulate-Demodulate
What does CTS in RS-232 stand for? Clear to Send
What does DTR in RS-232 stand for? Data Terminal Ready

HW13-4(PIC32-LIART-UxSTA)
Give a single C instruction to configure UART 2of a PIC32MX with the following parameters; Assume all parameters not mentioned are 0's.)
Automatic Address Detection is ENabled. (bit24 = 1)
Automatic Address Are (bit23-16 = 1000 0001)

Interrupt is generated when transmit buffer is empty. (bits15-14 = 10)
Send Break on next Transmission. (bit11 = 1)
Address Detect Mode is Enabled. (bit5 = 1)

HW13-4(PIC32-UART-WhatIsBaudRate) 1 => 4, U => 10
What is the baud rate (in bits/s to two decimal places) of a PIC32MX's UART 2 given the following C statements if fPBCLK is 45.90 MHz?
U2MODEbits.BRGH = 1; (Rate = 4) **There are only 2 modes, rate=4 or rate=16
U2BRG = 27653;

(46.5°10'B)re (2.100.1."), ALART Whetel U-BRG)
What does a PICS2MX's U-BRG register need to be to give a baud rate of 153600 bps
assuming a PBC-KL of 38.0 MHz and BRGH = 0? (Rate = 16)

1-0.07 = 8 m/s (4 or 16)'BR) - 1 (Round to nearest integer)

13-S(CAN AFRICITATION)

Company of the company of t

Given a multi-stack variable-reluctance stepper motor with 4 phases and 32 stator teeth, how many rotor teeth must the motor have? 32

HW19(StepperMotors-VR-SS-PitchStepSize)

Tooth pitch = 300/K1 Given a 5-phase Single-stack Variable Reluctance stepper motor with 8 rotor teeth what is the tooth pitch of the motor (in degrees to two decimal places)? 45

HW19(StepperMotors-VR-SS-RotorTeeth)

Given a single-stack variable-reluctance stepper motor with 6 phases and 18 stator teeth, which number would be the best choice for the number of rotor teeth the motor has? 12

HW19(StepperMotors-VR-SS-StatorTeeth)
Next closest number that is a multiple of the number of phases (greater than or less

than) Given a single-stack variable-reluctance stepper motor with 2 phases and 8 rotor teeth, which number would be the best choice for the number of stator teeth the motor has? Given a single-stack variable-reluctance stepper motor with 5 phases and 20 rotor teeth, which number would be the best choice for the number of stator teeth the moto has? 30

<u>HW19(StepperMotors-VR-MS-StatorTeeth)</u>
Number of Stator Teeth equals Number of Rotor Teeth because the offset of each stack from the others are what produce the next step angle.

Hardware exceptions: user or processor, external interrupts or internal timers.

Software exceptions: Illegal instructions, divide by 0,

traps i.e. *(int*) (0x0000000) **Exception Handling: Resets** – power on reset, external resets, watchdog, and clock monitor reset.

Watchdog: counts down to 0x0 and then resets

processor, can't turn off after turning on (except reset).

Clock Monitor: resets Power-on Reset (POR)
 Master Clear Reset pin (MCLR)
 Software Reset (SWR)
 Watchdog Timer Reset (WDTR) when system clock frequency drops below

prescribed value.

Brown-out: supply

voltage goes below

threshold. Asynchronous Interrupt: I/O - communication, Errors Synchronous Interrupts: I/O – update periodically, Processes - switch between tasks, Timing- measure

Brown-out Reset (BOR)

Configuration Mismatch Reset (CMR)

Maskable Interrupt: enabled and disabled in software Non-Maskable: enabled by software, only disabled by

bit 31-10	Unimplemented: Read as 'o'
bit 9	CMR: Configuration Mismatch Reset Flag bit
	1 = Configuration mismatch Reset has occurred
	o = Configuration mismatch Reset has not occurred
bit 8	VREGS: Voltage Regulator Standby Enable bit
Dit O	1 = Regulator is enabled and is on during Sleep mode
	= Regulator is disabled and is off during Sleep mode
bit 7	EXTR External Reset (MCLR) Pin Flag bit
DIC 1	1 = Master Clear (pin) Reset has occurred
	o = Master Clear (pin) Reset has not occurred
bit 6	SWR: Software Reset Flag bit
DIC O	1 = Software Reset was executed
	o = Software Reset as not executed
bit 5	Unimplemented: Read as 'o'
bit 4	WDTO: Vatchdog Timer Time-out Flag bit RCON:
	1 = WDT Time-out has occurred
	o = WDT Time-out has not occurred
bit 3	SLEEP: Wake From Sleep Flag bit
	1 = Device was in Sleep mode
	o = Device was not in Sleep mode
bit 2	IDLE: Wake From Idle Flag bit
	1 = Device was in Idle mode
	o = Device was not in Idle mode
bit 1	BUR: Brown-out Reset Flag bit**
	1 = prown-out Reset has occurred
	o = Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾
	1 = Power-on Reset has occurred
	o = Power-on Reset has not occurred

IP, IS: bits 7:0 – IP00, IS00. bits 15:8 – IP01, IS01. bits 23:16 – IP02, IS02. Bits 31:24 – IP03, IS03. **External interrupts:** INTCONbits.INTxEP – sets edge

polarity (0 falling, 1 rising). _ISR(_EXTERNAL_0_VECTOR, ipl2)

Int0_IRQ(void);

- void __attribute__((interrupt(ipI2), vector(_EXTERNAL_0_VECTOR))) Int0_IRQ (void);

	IRO						Persisten
Interrupt Source			Fing	Enable	Priority	Sub-priority	Interrupt
	-	Highe	of Natural C	order Priority		Automobile Control	-
CT - Core Timer Interrupt	0	0	#100-0-	10:C0-0=	8FC0-14.2+	IPC0<1.0+	No
CS0 - Core Software Interrupt 0	1	- 1	IFS0<1>	#ECDK1+	PC0×12:10>	IPC0+9:8+	No
CS1 - Core Software Interrigit 1	2	2	IF93<2>	E00:2>	IPC0-20:18>	IPC0+17,16+	No
#VTO - External interrupt	3	3	IF50<3>	EC0-3+	SPC0-28:26+	IPC0-25:24>	. No
T1 - Timer1	- 4	4	#50-4>	EC0-4>	IPC1+4:2>	IPC1 <t.0></t.0>	No
IC1E - Input Capture 1 Error	2	- 8	F50-5>	EC0:5>	IPC1<12:10>	IPC1+9.6>	Yes
IC1 - Input Capture 1	6	5.	#50-6>	EC0:6>	IPC1<12:10>	IPC1<3:8>	Ves
OC1 - Output Compare 1	7	6	IF50<7>	ECO×7>	IPC1<20:18>	IPC1×17:16>	No.
NT1 - Edemai interrigit 1.		7	F10-8-	E00-8>	PC1-28:26>	PC1-25:24>	No.
T2 - Timer2	2		IF50<3>	EC0-9>	IPC2+4.2+	IPC2<1.0>	No
IC2E - Input Capture 2	10	9	#F50<10+	(EC0+10+	PC2<12:10>	IPC2+9:8+	Yes
RC2 - Input Capture 2	11	9	#50+11+	1EC0<11>	PC2<12:10-	PC2-9.8>	Yes.
OC2 - Output Compare 2	12	10	F50+12>	IEC0+12+	IPC2-20:18>	IPC2×17:16>	No
INT2 - External interrigit 2	13	11	#50+15+	IEC0+13+	PCN2826>	PC2-25:24+	No
13 - Timer3	14	12	#50<14>	IEC0<14>	IPC3-(4.2>	IPC3<1.0>	Pilo
ICSE - Input Capture 3	15	13	F50<15>	IECO-15>	IPC5+12 10>	IPC3-9.8>	Yes
IC3 - Input Capture 3	16	13	F50<16>	IECO<16>	PC3×12:10>	IPC3<9.8>	Yes
OC3 - Output Compare 3	17	14	#80<17>	1E00<17>	IPC3-20:18>	IPC3<17:16>	No
INT3 - External interrupt 3	18	15	F50<18>	IEC0<18>	IPC5+28:26>	PC3-25:24+	No
TA - Timera	19	16	F50-19>	EC0-19:	PGH:42+	PORTS.	No
C4E - Input Capture 4 Error	20	17	#50<20>	EC0-20-	IPC4<12:10>	PC4-9.8×	Ves
C4 - Input Clatture 4	21	17	#50-21×	EC0-21-	IPC4+12 10+	IPC4-9.8+	Yes
DC4 - Output Compare 4	22	18	F50-22>	HC0:22>	IPG4-20 18-	PC4<17:16	No
NT4 - External Interrigit 4	23	19	F50<23+	EC0-25-	IPC4<28:26>	PC442524	No
TS - TimerS	24	20	F10-24>	(EC0-24>	IPC5+8.2+	IPCS<1.0>	Pio.
CSE - Input Capture 5 Error	25	21	IF50-25>		IPC5+12:10+	IPCS-9.8>	Yes
CS - Input Capture 5	26	21	#50-26»	EC0-26>	IPC5+12 10+	BC5-9.8+	Wes
OCS - Output Company 5	27	22	#50-27>		IPC5<20 18>	PC5<17 161	
AD1 - ADC1 Convert done	28	23	F50<26>		IPC542826>	PC5(25:24)	
FSCM - Fail Safe Clock Monitor	29	24	F50-29-		IPOS(42)	IPOS:10x	No
RTCC - Rest Time Clock and Calendar	30	25	F50-30>		IPO6+12-10+		No
CE - Flash Control Event	31	26	E50-31>	EC0<31>	IPC6-2018>	PC6<17.16	No
CMP1 - Comparator Interrupt	32	27	IFS1-0-	ECI-0-	IPC6-28:26+	P06-25:24	No
CMP2 - Comparator Interrupt	33	28	FS1<1>	#EC1 <t></t>	PC7-42+	PC7+1.0+	No
CMP3 - Comparator strenupt	34	29	IF91<2>	EC1-2>	IPC7+12:10+	PC7-9.8+	No
USB - USB Interrupts	35	50	IF51<3>	EC1<2>	PC7<20.18>	PC7<17:161	Yes
SP11E - SP11 Fault	26	81	IF61-4-	IE01-4-	IPG7-Q8:26-	IPG7-2524	
SP11RX - SP11 Receive Done	37	31	#51<5o	IEC1-5>	IPC7<28:26>	PC7-25:24:	Yes
SPI1TX - SPI1 Transfer Done	38	31	IFS146>	IEC1-6>	IPC7-28:26>	PC7-25:24	
TABLE 7-1: INTERRUPT IF	ko, ve	CTOR	AND BIT L	OCATION	CONTINUES	0)	
Interrupt Source ⁽⁷⁾	IRQ	Vector		Interru	pt Elit Location		Persisten
			Flag	Enable	Priority	Sub-priority	Interrupt
U1E - UART1 Fault	35	32	FS1+7>	EC147x	IFC8-4.2-	PC8-10-	Yes

Interrupt Source ⁽¹⁾	IRQ	Vector		Persisten			
manufactories.			Flag	Enable	Priority	Sub-priority	Interrupt
U1E - UART1 Fault	35	32	F91-7=	EC1-7+	IPC8+4.2+	IPC8-10-	Yes
USRX - UARTS Receive Dome	40	32	FS1+0+	IEC1<8>	PC8442>	IPC8+1.0+	Yes
UTTX UARTY Transfer Done	41	32	IFS1<9>	EC149>	IPC0+42>	IPC8+1.0+	Yes
QC18 - QC1 Bus Collision Event	42	33	#\$1<10>	IEC1<10+	IPC8+12:10>	IPC8+9.8+	Yes
I2C15 - I2C1 Stave Event	43	33	#51<11>	IEC1<11>	IPC8+12:10>	IPC6+9.8+	Yes
I2C1M - I2C1 Master Event	44	33	#81<12>	IEC1+12+	IPC8+12:10+	IPC8-9.8>	Yes
CNA - PORTA Input Change Interrupt	45	34	#81<13>	IEC1«13»	IPC8+20:18+	PC8<17:16>	Yes
CNB - PORTB Input Change Interrupt	45	34	#51<14>	IEC1<14>	IPC8+20:18>	IPC8<17:16>	Yes
CNC - PORTC Input Change Interrupt	47	34	#S1<15>	IEC1+15>	IPC8+20:18+	IPC8+17:16>	Yes
PMP - Parallel Master Port	48	35	IF\$1<16>	IEC1<1E>	PC8-28.26>	IPC8-25.24>	Yes
PMPE - Parallel Master Port Error	43	35		IEC1<17>	IPC8-28 26+	IFC8-25/24>	Yes.
SPQE - SPQ Fault	50	36	#\$1<15>	IEC1+18+	IP09+42>	IPC9+1:0>	Yes
SPI2RX - SPI2 Receive Done	-51	36	#\$1<19>	IEC1<19>	IPC9+42>	IPC9+1.0+	Yes
SPI2TX - SPI2 Transfer Done	52	. 36	F51+20+	IEC1-201	IP09-14.2>	IPC9+1.0+	Yes
U2E - UART2 Error	53	37	F31<21>	IEC1-21>	IPC9<12:10+	IPC9-9:5+	. Yes
U2RX - UART2 Receiver	54	37	IF51<22>	IEC1<22>	PCH12:10+	PCH98+	Yes
U2TX UART2 Transmitter	65	37	#S1<23+	IEC1<23+	IPC9<12:10+	IPC9+9:5+	Yes
12C2B - I2C2 Bue Collecton Event	56	38	F51-24>	(EC1-Q4)	IPC9<20:18+	IPC9:17:16>	Yes
12C25 - I2C2 Stave Event	-57	38	F\$1<25>	IEC1<25>	IPC9<20:18+	IPC9<17.16>	Yes
I2C2M - I2C2 Master Event	58	.38	F\$1<26>	IEC1<26>	IPC9<20:16>	IPC9<17:16>	Yes
CTMU - CTMU Event	53	39	IFS1<27>	IEC1-Q75	IPC9<28:26>	IPC9<25/24>	Ties
DMAD - DMA Channel D	60	40	#31-26»	(EC1-28)	IPC10+4.2>	#C10<1.0>	No.
DMA1 - DMA Channel 1	61	41	F51+29+	IEC1<29+	IPC10+12 10+	PC10-915-	No
DMA2 - DMA Channel 2	62	42	#\$1<30>	IEC1<30>	(PC10<20:18>	IPC10<17.16>	No
DMA3 - DMA Channel 3	63	43	F\$1<31>	IEC1<31>	IPC10-Q826>	PC10<25.24>	No
		Love	n Natural C	rder Priority		-	-

- Input capture: counts pulses until rising/falling edge to determine duty factors, measure Pulse width etc.

- Output compare: like alarm clock, create signal after predefined time has elapsed. Make PWM

- OSCCON - oscillator function bit 21 – PBDIVRDY and 20/19 PBDIV

PBDIV divides SYSCLK by 1, 2, 4, 8 (default) for 00, 01, 10, 11

- Core timer - uses COUNT and COMPARE registers can be used to generate interrupt when COMPARE = COUNT. Interrupt 0.

COUNT has ½ frequency of SYSCLK.


f _{cr} =	$\mathbf{f}_{ ext{sysclk}}$	T _{CT} =	2X (COMPARE)
-01	2X (COMPARE)	CI CI	f _{sysclk}

- CPO GET COUNT(), CPO SET COUNT(value), CP0_GET_COMPARE(), CP0_SET_COMPARE(val).

- Timers: PIC32 has TMR1-TMR5. - Type A Timer: TMR1 sync/async 16-bit

- Type B Timers: TMR2- TMR5 syn 16-bit but can be Combined, 2/3 & 4/5 to use as 32-bit

Type A: T1CON



- Input Capture: PIC32 has 5

ADD 1 TO PRy

Type B: TxCON, x = [2,5]


Input Capture: ICxCON, x = [1,5]

Output compare – OCxCON, x = [1,5]

- Square Wave Calcs: final frequency / 2 - half period

- RPM: Let N = number of "equally spaced events"

f_tmr = timer frequency ticks = TMRx(new) - TMRx(old) RPM = 60 / (N * (ticks/f_tmr))
- Watchdog timer – STWD100



able 9-3; WD	T Time-out Period vs.	Postscaler Settings		
FWDTPS<4:0>	Postscaler Ratio	Time-out Period		
00000	1:1	1 ms		
00001	1:2	2 ms		
00010	1:4	4 ms		
00011	1:8	8 ms		
00100	1:16	16 ms		
00101	1:32	32 ms		
00110	1.64	64 ms		
00111	1:128	128 ms		
01000	1:256	256 ms		
01001	1:512	512 ms		
01010	1:1024	1.024 s		
01011	1:2048	2.048 s		
01100	1:4096	4.096 s		
01101	1.8192	8.192 s		
01110	1:16384	16.384 s		
01111	1:32768	32.768 s		
10000	1.65536	65.536 s		
10001	1:131072	131.072 s		
10010	1:262144	262.144 s		
10011	1:524288	524.288 s		
10100	1:1045876	1048.576 s		

DEVCGF1 – **FWDTEN** 1 = on

GFI – FWDTEN I = on

Unimplemented: Read as 'o'
CMR: Configuration Instandant Reset Flag bit

1 = Configuration Instandant Reset Flag bit

1 = Configuration Instandant Reset has occurred

VREG's: Voilage Repulator Standardy Enable bit

1 = Regulator is enabled and is on during Steep mode

EXTR: External Reset (RECLR) Pin Flag bit

1 = Master Clear (pin) Reset has occurred

5 Master Clear (pin) Reset has not occurred

5 WRT: Software Reset Flag bit

1 = Software Reset was executed

Unimplemental: Read as 'o'
WDTO: Watchdog Timer Time-out Plag bit

1 = WDT Time-out has occurred

0 = WDT Time-out has not occurred

5 LEEP: Water Form Sieep Flag bit

ure 16-17: PWM Output Waveform Period = (PRy + 1) OCXRS PRy + 1 tion 16-1: Calculating the PWM Period

PWM Period = [(PR + 1) * TPB * (TMR Prescale Value)] $san PWM Resolution (bits) = \frac{log_{10}}{fPWM \cdot TMRy \cdot Prescaler bits}$

Max RES^^ DON'T ROUND/TRUNCATE

Serial Peripheral Interface (SPI) - Full Duplex Inter Integrated Circuits ($I^{2}C$) - Half Duplex MOSI - Master Out Slave In (Data out)

MISO - Master In Slave Out (Data in)

SCK - Serial clock SS# - Slave Select

Bit Range	Bik 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	RWG	RW-0	AWG	A/III-O	AW-0	RW-5	AWG	RW-0
31:24	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<21	50-
	RW-0	U-8	U-8	U-0	U-0	U-0	R/W-0	R/W-0
23:16	MCLKSEL ^{GS}	-	-	-	-	-	SPIFE	ENHBUF ^Q
	RW-0	U-8	AW-0	8/640	R/W-0	RW-0	R/W-0	R/W-0
15:8	ONP	-	SIDL	DISSDO	MODE32	MODE16	SMP	CKEIN
	RWO	RW-0	RWIG	RIBO	RVIII-O	RWG	RING	RW-0
7:0	SSEN	CKPR	MSTEN	DISSDI	STXISE	L<10>	SRXS	EL<1:0>

When using the 1.1 PDCLK down the seath's otherwell hold do trail or with the people with SFRs in the SYCRX of pix remarkably following the introduce that down the mobile? CM to the SCRX of the remarkably following the introduce that down the mobile? CM to the list of an only an extreme that the CM to 1. This bit is not used in the Framed SFR mobile to see though program this bit to 's' for the Framed SFR mobile FRIGNET' 3.1 When AUCKN 1.1, the SFR mobile functions as if the CMF bit is equal to 's', regardless of the activation of CMF.

TEN = 1): rpled at end of data output time rpled at middle of data output time

8	CKE: SP	Clock Ed	ge Seler	ot big ⁽²⁾	
		el output di			
	0 = Seria	al output di	ata chan	ges on	transitio

ion from active clock state to lide clock state (see the CKP bit

of COP
STETIN Master Mode Enable bit

1 Master mode

1 Master mode

1 Master mode

1 Steting in a cost and by the SPI modeler give in controlled by PCRT function)

1 SD(SE) Distalled SD bit

1 SD(SE) in a cost said by the SPI modeler give in controlled by PCRT function)

5 SD(SE) in a cost said by the SPI modeler

5 SD(SE) in STETING in SPI Trainmost Medic Engly interrupt Model bits

5 SD(SE) in SPI SEC in SPI Trainmost Medic Engly interrupt Model bits

1 SEC in SPI S

Note: 11. "How making the 1.1 PDLX distant, the water leadings should not read or write the peoplewolf is MT TOTAL to the control of the state of the write the people of the MT TOTAL to the case of the control of the case the mobile CDLX is 2. The let can only be written when the CDX is 4 = 0. The let can only be written when the CDX is 4 = 0. The LET COMP to the CDX is 4 = 0. The CDX is

REGISTER 17-2: SPIxCON2: SPI CONTROL REGISTER 2

Range	31/23/15/7	30/22/14/5	29/21/13/5	28/2012/4	27/19/11/3	26/15/10/2	25/17/9/1	24/16/8/0
3124	U-0	U-8	U-8	U-0	U-8	U-8	U-0	11-8
3124	-	-	-	-	-	-	-	-
23:16	11-0	U-8	U-0	940	14-8	U-8	U-0	11-8
23.16	-	-	-	-	-	-	-	-
15.8	RW-0	U-8	U-0	R/6-0	Arme	RING	AW-0	RW-0
15.0	SPISGNEXT	-	-	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7.0	R/W-0	U-8	U-0	U-0	R/III-0	U-0	8/9/-0	RW-0
7:0	AUDEN ⁽⁴⁾	-			AUDMONO/F48	-	AUDMOD	<10,IUE
Legend: R = Read			W = Writabl		U = Unimplemen V = Bit is clean		as V x = Bit is u	nknown

Note 1: This bit can only be written when the CN bit = 0 2: This bit is only valid for AUDEN = 1.

uation 23-1; $F_{SCK} = \frac{F_{RS}}{2 + (SPSSRG+1)}$

- SPIxBRG<0:8> - Baud rate register

Range	31/23/15/7	30/22/14/5	29/21/13/5	8k 28/20/12/4	8k 27/19/11/3	Bit 26/18/10/2	Bit 25175/1	8k 2446/80
31.24	U.0	U-0	U.0	F-0	R-G	RO	R.O	R0
		-		80	R	XBUFELM-4	0> 8.0	80
23:16	-	-	-		T	XBUFELM<4:	(b)	
15.0	0.0	U-0	U-0	FRMERR	R-0 SP1BUSY	0.0	U-0	80 SPITUR
7:0	8.0	RWG	8.0	U-0	8.1	U-0	8.0	8.0
	SRMT	SPIROV	SPIREE	-	SPITBE	-	SPITEF	SPIRBF
gend:			C = Clearabi		HS = Set in			
	dable bit se at POR		W = Writable 'T' = Bit is se		U = Unimpli '0' = Bit is c	emented bit, re	ead as '0' x = Bit is un	
				M.	U - De a c	reareo	X - DE IS UN	KINDWIS
31-29 28-24	Unimplement RXBUFELM+	ned: Read as	o" e Buffer Elem	ent Count bit	s (valid only	when ENHBU	F = 1)	
23-21	Unimplemen	ited: Read as	'0'					
	TXBUFELM« Unimplement			nent Count bit	ts (valid only	when ENHSU	(F = 1)	
12	FRMERR: SF	1 Frame Erro	status bit					
	1 = Frame en	ror detected e error detecte						
	This bit is only	y valid when F	RMEN = 1.					
11	SPIBUSY: SE	PI Activity Stat	us bit sty busy with	some transa	rtions			
	1 = SP1 peripi c = SP1 peripi							
10-9	Unimplemen							
8	SPITUR: Trac	nsmit Under R buffer has end	lun bit ountered on	underrun cor	office			
	o = Transmit	buffer has no	underrun con	dition				
	This bit is only and re-enable	y valid in Fram no (ON bit =)	ed Sync mod) the module	le; the under or writing a	on condition of to SPITUR	must be cleare R.	ed by disablin	g (ON bit = o
7	SRMT: Shift F	Register Empt	y bit (valid on	ly when ENH	BUF = 1)			
	1 = When SP 0 = When SP	I module shift I module shift	register is en register is no	ngity of empty				
6					_			
	sPIROV: Red s = A new da the SPtd	ta is complete BUF register.	ty received a	nd discarded	The user so	iffware has no	t read the pri	evious data i
	This bit is set module, or by	writing a 'o' t	o SPIROV.			.,		
5	1 = RX FIFO	FIFO Empty It is empty (CRI is not empty (oit (valid only PTR = SWPT	when ENHBI R)	(F = 1)			
4	o = RX FIFO Unimplemen	is not empty (CRPTR = SV	VPTR)				
		Pl Transmit		- Status hit				
	1 = Transm	nit buffer, SP	btTXB is em	pty				
		nit buffer, SP						
	Automatica	illy cleared in	hardware v	when SPIxB	rs data from UF is writter	n to, loading	SPtxTXB.	
	Automatica Unimplem	illy cleared in ented: Read	hardware v las 'o'	when SPIxB	rs data from UF is writter	n to, loading	SPtxTXB.	
	Automatica Unimplem SPITBF: S	illy cleared in ented: Read Pl Transmit I	hardware v Las 'o' Buffer Full S	when SPtxB Italius bit	rs data fron UF is writte	n SPIXIXB to n to, loading	SPIxTXB.	
12	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm	illy cleared in ented: Read PI Transmit I nit not yet sta nit buffer is n	hardware v l as 'o' Buffer Full S start SPITX	when SPtxB Italius bit	rs data from UF is writter	n SPIXTAB to n to, loading	SPIxTXB.	
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B	ally cleared in ented: Read PI Transmit I nit not yet sta nit buffer is ni luffer Mode:	hardware v Las 'o' Buffer Full S rted, SPITX ot full	when SPtxB ltatus bit B is full	UF is writte	n to, loading	SPIxTXB.	ODTVD
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica	ifly cleared in ented: Read PI Transmit I nit not yet sta nit buffer is ni luffer Mode: ifly set in han ifly cleared in	hardware v l as 'o' Buffer Full S inted, SPITX of full dware when hardware v	when SPtxB ltatus bit B is full	UF is writte	n to, loading SPIBUF local ansfers data	SPIxTXB.	SPITXB.
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced	ally cleaned in ented: Read PI Transmit I nit not yet sta all buffer is n luffer Mode; ally set in han ally cleaned in Buffer Mode:	hardware v l as 'o' Buffer Full S rted, SPITX ot full dware when hardware v	when SP0xB itatus bit B is full in the core wi when the SP	UF is written	n to, loading	SPIxTXB.	SPITXB. B to SPISR
11	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced Set when C	ally cleared in ented: Read PI Transmit I nit not yet sta it buffer is n luffer Mode; ally set in har ally cleared in Buffer Mode; CWPTR + 1 =	hardware v Las 'o' Buffer Full S eted, SPITX ot full dware when hardware v SRPTR; cl	when SP0xB itatus bit B is full in the core wi when the SP leared other	UF is written	n to, loading	SPIxTXB.	SPITXB. B to SPISR
11	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced Set when C SPIRBF: S 1 = Receive	ally cleared in ented: Read PI Transmit I nit not yet sta all buffer is n fuffer Mode; ally cleared in Buffer Mode CWPTR + 1 i PI Receive I e buffer. SPI e buffer. SPI	hardware v Las 'o' Buffer Full S Inted, SPITX of full dware when hardware v SRPTR; cl 3uffer Full St xRXXB is full	when SP0xB tatus bit B is full in the core wi when the SP leared other tatus bit	UF is written	n to, loading	SPIxTXB.	g SPITXB. 18 to SPISR
	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Enhanced Set when C SPIRBF: S 1 = Receiv 0 = Receiv	ally cleared in ented: Read PI Transmit I nit not yet sta nit buffer is m luffer Mode; ally set in har ally cleared in Buffer Mode; CWPTR + 1 : IPI Receive I e buffer, SPI e buffer, SPI e buffer, SPI e buffer, SPI	hardware v Las 'o' Buffer Full S Inted, SPITX of full dware when hardware v SRPTR; cl 3uffer Full St xRXXB is full	when SP0xB tatus bit B is full in the core wi when the SP leared other tatus bit	UF is written	n to, loading	SPIxTXB.	; SPITXB. B to SPISR
11	Automatica Unimplem SPITBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced SPIRBF: S 1 = Receiv 0 = Receiv Standard B Automatica	ally cleared in ented: Read PI Transmit I it not yet sta all buffer is no luffer Mode; ally set in har ally cleared in puffer Mode; all Receive I e buffer, SPI e buffer, SPI e buffer, SPI utiffer Mode; ally set in har	hardware vi as 'o' Buffer Full S stred, SPITX of full dware when hardware vi SRPTR; cl 3uffer Full S skROS is full skROS is not dware when	when SPIxB Itatius bit B is full In the core with the SPI leared other takus bit If full In the SPI mo	UF is written thes to the 5 if module tri wise	n to, loading SPIBUF local ansfers data	SPtxTXB.	
11	Automatica Unimplem SPITBF: Si 1 = Transm 0 = Transm Standard B Automatica Enhanced Set when C SPIRBF: Si 1 = Receiv 0 = Receiv Standard B Automatica Automatica	ally cleared in ented: Read PI Transmit Init not yet state it not yet state it buffer in suffer Mode: WPTR + 1 · WPTR + 1 · WPTR + 2 · WPTR + 1	hardware vi las 'o' Buffer, Full S urted, SPITX of full dware when s SRPTR; cf Suffor Full S suffor Full S suffor Si full suffor Si full suff	when SPIxB Itatius bit B is full In the core with the SPI leared other takus bit If full In the SPI mo	UF is written thes to the 5 if module tri wise	n to, loading SPIBUF local ansfers data	SPtxTXB.	
10	Automatica Unimplem SPTBF: SI = Transm 0 = Receiving 0 = Receiving 0 = Receiving Automatica Automatica Automatica Automatica Automatica Automatica Set when S Set when S	ally cleared in easted: Read PI Transmit I sit not yet stat at buffer is no suffer Mode. SWPTR + 1: PIPI Receive B e buffer, SPP utfer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty SPP Her Mode;	hardware vi as 'o' Buffer Full S rited, SPITX of full dware when hardware vi SRPTR; cl Suffer Full S svRXS is full svRXS is not dware when hardware vi CRPTR; cl	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 3 1 module tr wise dulle transfe UF is read f	n to, loading SPIBUF local ansfers data	SPtxTXB.	
10	Automatica Unimplem SPITES 1 = Transm 0 = Transm Standard B Automatica Enhanced Set when C SPIRES: 3 1 = Receive Standard B Automatica Automatica Enhanced Enhanced Enhanced Enhanced Enhanced Enhanced Enhanced Enhanced	ally cleared in easted: Read PI Transmit I sit not yet stat at buffer is no suffer Mode. SWPTR + 1: PIPI Receive B e buffer, SPP utfer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty SPP Her Mode;	hardware vi as 'o' Buffer Full S rited, SPITX of full dware when hardware vi SRPTR; cl Suffer Full S svRXS is full svRXS is not dware when hardware vi CRPTR; cl	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 3 1 module tr wise dulle transfe UF is read f	n to, loading SPIBUF local ansfers data	SPtxTXB.	
11 10	Automatica Unimplem SPTBF: SI = Transm 0 = Receiving 0 = Receiving 0 = Receiving Automatica Automatica Automatica Automatica Automatica Automatica Set when S Set when S	ally cleared in easted: Read PI Transmit I sit not yet stat at buffer is no suffer Mode. SWPTR + 1: PIPI Receive B e buffer, SPP utfer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty set in har suffer Mode; sty SPP Her Mode;	hardware vi as 'o' Buffer Full S rited, SPITX of full dware when hardware vi SRPTR; cl Suffer Full S svRXS is full svRXS is not dware when hardware vi CRPTR; cl	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 3 1 module tr wise dulle transfe UF is read f	n to, loading SPIBUF local ansfers data	SPtxTXB.	
ii io	Automatica Unimplem SPTBF: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced Set when C SPIRBF: S 1 = Recein- 0 = Recein- 0 = Recein- Automatica Automatica Automatica Standard B Automatica Automatica Standard S Standard S Standard S Standard S Standard S Standard S S S S S S S S S S S S S S S S S S S	stly cleared in enteric Read PI Transmit I I Transmit I I I I I I I I I I I I I I I I I I I	hardware vi las 'o' las 'o' las 'b' vil so sted, SPITX of full dware when hardware vil SRPTR; cl 3uffer Full S MOOS is full MOOS is full MOOS is not dware when hardware vil CRPTR; cl paratio	when SPIxB Itatius bit B is full In the core with when the SPI leared other tatius bit full In the SPI mowhen SPIxB leared other	UF is writte ittes to the 3 1 module tr wise dulle transfe UF is read f	n to, loading SPIBUF local ansfers data	SPtxTXB.	
ii io	Automatica Unimplem SPITBI: S 1 = Transm S 1 = Transm Standard B Automatica Automatica Enhanced Set when C SPIRBI: S 1 = Receiv 0 = Receiv 0 = Receiv Standard B Automatica Automatica Automatica Enhanced Set when S 32 has 3 CON Unimplem ON: Comp	sly cleared in ented: Read PI Transmit II Transmit II II Transmit II	hardware v as 'o' las 'o' buffer Full S rted, SPITX of full dware when hardware v SRPTR; cl suffer Full S suffer Full S suffer Sul S sul	when SPIxB tatus bit IB is full In the core with the SPI teared other tatus bit full In the SPI mowhen SPIxB teared other SPIxB teared other DPS	UF is writte ittes to the 3 1 module tr wise dulle transfe UF is read f	n to, loading SPIBUF local ansfers data	SPtxTXB.	
it 1 C3 VR	Automatica Unimplem STITBI: S 1 = Transm 0 = Transm Standard B Automatica Automatica Enhanced SPIRBI: S 1 = Receive 0 = Receive Standard B Automatica Automatica Automatica SPIRBI: S 1 = Receive Standard B Automatica Standard B Automatica Standard B Automatica Standard B Automatica Con Set when S Unimplem ON: Comp 1 = Module 1 = Module	sly cleared in sly cleared in sented: Read PI Transmit in the Transmit in the total sentence of the transmit in the transmit i	hardware v as 'o' buffer Full S sted, SPITX of full dware when hardware v SRPTR; cl suffer Full S spots Full S spots full S spots so dware when hardware v CRPTR; cl as 'o' e Reference	when SPIxB tatus bit B is full in the core we when the SPI leared other tatus bit if the SPI mo when SPIxB leared other DTS Cn bit ⁽¹⁾	UF is writte tibes to the 5 1 module tri wise dulle transfe UF is read 5	n to, loading SPIBUF local ansfers data	SPtxTXB.	
10 1C3 VR	Automatica Variante Setting: La Trainer Sardard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica Sereceir La Receir Sardard B Automatica Sardard B Automatica Automatica Automatica Sardard B Automatica Automatica Automatica Sardard B Automatica Automatica Sardard B Automatica Sarda	sly cleared in enterior. Read PI Transmit in the Interior and Interior	hardware vi las 'o' buffer Full S etted, SPITX of full s SRPTR; ci s SRPTR; ci s SRPTR; ci s SRPTR; ci s SRPTR; ci s SRPTR; ci s full s fulll s full s full s full s full s full s full s full s full s full	when SPOdB tatus bit B is full the core was when the SPI leared other tatus bit full in the SPI mo when SPOdB leared other DPS On bis ⁽¹⁾ Con bis ⁽¹⁾ It consume c	UF is writte ities to the 5 1 module tr wise dule transfe UF is read 5 wise e register.	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
10 IC3 VR	Automatica SPITBE: S 1 = Transer 0 = Transer Standard B Automatica Enhanced I Set when C SPIRBE: S 1 = Receiv 1 = Receiv Standard B Automatica Automatica Automatica Enhanced I Set when S 2 has 2 CON 1 when S 5 Unimplem ON: Comp 1 = Module Setting 0 = Module Setting 0 = Module Clearin 0 = Receiv Set when S	sly cleared in entertied. Read PI Transmit in the properties of th	hardware vi las 'o' buffer Full S stad, SPITX of full dware when hardware v SRIPTR; cl suffer Full S suf008 is full suf008 is full dware when hardware v CRIPTR; cl parato as 'o' e Reference not affect of ind does not is not affect of ind does not is not affect.	when SPOdB tatus bit B is full the core was when the SPI leared other tatus bit full in the SPI mo when SPOdB leared other DPS On bis ⁽¹⁾ Con bis ⁽¹⁾ It consume c	UF is writte ities to the 5 1 module tr wise dule transfe UF is read 5 wise e register.	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
10 IC3 VR	Automatica Unimplems SPITBF: S 1 = Transim 0 = Transim Sandard B Automatica Automatica Enhanced Set when C SPIRBF: S 1 = Receive 0 = Receive Standard B Automatica Automatica Enhanced Set when S 2	sly cleared in electric Read PI Transmit in International PI Transmit in Int yet statistic Transmit in Int buffer in wilder Mode: sly set in hard sly cleared in Buffer Mode StynPTR + 1 "PI Receive It e buffer. SPI Luffer Mode: sly set in hard sly cleared in Buffer Mode StynPTR + 1 "S COMPTR + 1	h hardware vi las 'o' buffer Full S rised, SPITX of full dware when i hardware vi SRPTR; ci SRPTR; ci SRPTR; ci SRPTR; ci CRPTR; ci PATATO as 'o' e Reference not affect of and dware when s in o' affect of as 'o' s not affect of as 'o' s not affect of as 'o' s not affect of as 'o' be reference not affect of as 'o' be reference not affect of as 'o' be b	when SPbB tatus bit IB is full in the core washen the SPI income tatus bit if full in the SPI income SPbB income SPbB income SPbB income other bit in the SPI income other bits in the consume of the other bits in the consume of the other bits in t	UF is writte ities to the 5 1 module tr wise dule transfe UF is read 5 wise e register.	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
10 IC3 VR	Automatica Unimplems SPITEF: S 1 = Transism 0 = Transism Standard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica SIERRER: S 1 = Receino 0 = Receino Standard B Automatica Automatica Enhanced Sat when S 2 has 3 CON 5 Unimplem ON: Comp 1 = Module Setting 0 = Module Celarin Unimpleme CWROE: C 1 = Voltaine C	sly cleared in extended and the property of th	hardware vi las 'o' buffer Full S ried, SPITX of full dware when hardware v SRPTR; cl SUBS is not dware when hardware v CRPTR; cl Parato as 'o' e Reference not affect or so not affect or so is not so is not so is not does not so is not so is so is not so is not so is not so is not so is not so is not so i	when SPDsB tatus bit IB is full in the core wawhen the SPI learned other tatus bit in the SPI showed SPDsB learned other bits of the consume of the other bits in the consume of the other bits in the consume of the other bits in	UF is written its to the 1 it module transfe wise wise wise e register. urrent, in the regis	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
110 100 VR	Automatica Unimplems SPITBF: S 1 = Transim 0 = Transim Sandard B Automatica Enhanced I Set when C SPIEBE: S 1 = Receive 0 = Receive Slandard B Automatica Enhanced I Set when C Sundard B Automatica Automatica Enhanced I Set when S 1 = Receive SI = Recei	sly cleared in sly cleared in sly cleared in senter. Read it into yet state to the first buffer in a subset with soft senter in subset Mode. By set in har sly cleared in Buffer Mode CMPTR + 1 PIP Receive be buffer. SPP e buffer. Mode with senter in har sly cleared in Buffer Mode and the subset senter in har sly cleared in Buffer Mode and senter in har sly cleared in senter in har sly cleared in subset in har sly cleared in subset with soft so senter in har sly cleared in subset in har sly cleared in subset with soft so senter in s	hardware vi las 'o' buffer Full S rised, SPITX of full dware when i hardware vi SRPTR; ci Suffer Full S suffer Full S suffer Full S suffer S suffer Full S suffer S s	when SPDsB tatus bit IB is full in the core wawhen the SPI learned other tatus bit in the SPI showed SPDsB learned other bits of the consume of the other bits in the consume of the other bits in the consume of the other bits in	UF is written its to the 1 it module transfe wise wise wise e register. urrent, in the regis	in to, loading SPIBUF local ansfers data ers data from rom, reading	SPtxTXB.	
110 100 VR	Automatica Unimplems SPITE: S 1 = Transem SPITE: S 2 = Transem Sendard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica SPIREER: S 1 = Recein- SIA-Automatica Automatica CON 5 Unimpleme CON 5 Unimpleme CUN 5 Unimpleme CUN	sly cleared in extended the control of the control	thardware vi hardware vi las 'o' buffer Full S street, SPITX of full dware when thardware vi SRPTR; cl Sauffer Full StdOOB is full stdOOB is full stdOOB is not dware when thardware vi CRPTR; cl parato as 'o' as Reference not affect of and does not so not affect as so o' all the street when the street	when SPDB tatus bit B is full in the core washen the SPI increased other tatus bit in the SPI increased other bits in the SPI increased other bits in the SPI increased other bits in the consume of the other bits in the consumer bits in the	UF is written to the S to the	in to, loading SPIBUF local ansfers data ers data from reading	SPtxTXB.	
IC3 VR	Automatica Unimplems SPITEF: S 1 = Trainin SPITEF: S 1 = Trainin Sendard B Automatica Automatica Automatica Automatica Automatica Automatica Automatica Automatica SPITEF: S 1 = Recein 0 = Recein SIANDARIA SIANDARIA SIANDARIA CON Unimplems UNIMPL	sly cleared in sly cleared in sly cleared in sentend: Read PI Transmitt in 1 not yet star of buffer in a hutler know, and the sly cleared in Buffer Mode. Willy set in hardy cleared in Buffer Mode. WINTTR + 1 or buffer Mode. WINTTR + 1 or buffer. SPIP Receive to e buffer. SPIP Receive to e buffer. SPIP Receive to buffer. SPIP Receive to subject and the sly cleared in Buffer Mode. WINTTR + 1 or SPIP SIMP Note. SPIP SIMP + 1 or SPIP SIMP SIMP SIMP SIMP SIMP SIMP SIMP	hardware full as "o" buffer Full S PITK as "	when SPIsB Itanus bit tanus bit tanu	UF is written to the S to the	in to, loading SPIBUF local ansfers data ers data from reading	SPtxTXB.	
IC3 VR	Automatica Unimplem SPTER: S 1 = Transen SPTER: S 1 = Transen 0 = Transen Standard B Automatica Enhanced i Set when C SPREE: S 1 = Receive 0 = Receive 1 = Receive	shy cleared in shy cleared in shy cleared in sentential. Read PI Transmit I will not yet at all at a six buffer in one will be suffer. Mode: 200 PTR + 1 - 1 PI Receive I PI PI PI Receive I PI PI PI Receive I PI P	hardware y buffer Full SPITE as "o" buffer Full SPITE dware when hardware y SPITE ci. ci. SPITE ci. SP	when SPIdB Is full as	UF is writtee to the to the to the to the to the to the to module to module to module to another write write and the transfer or the module to mean to the module to the transfer or the module to the transfer or the transfe	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
IC3 VR 131-11 115	Automatica Unimplems SPTEF: S 1 = Transen SPTEF: S 1 = Transen 0 = Recein Sandard B Automatica Automatica Automatica SPREF: S 2 has 2 CON 5 Unimplem ON: Comp 1 = Modulus Setting 0 = Modulus Setting 0 = Modulus CVNR C 1 = Voltage CVNR C 1 = Voltage CVNR C 1 = 0 to 0 6 0 = 0 25 C CVNS S: C 1 = Gompa 0 = Compa	by clased in order of the control of	hardware 'Julian' and 'Julian'	when SPluB is full. In the core is an interest of the core in the core is an interest of the core in the core is an interest of the core in the core in the core is an interest of the core in the core in the core in the core is an interest of the core in the	UF is writtee to the 1 in oddle to the 1 in oddle to the 2 in oddle to the 2 in oddle to the 3 in oddle transfer oddle transfe	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
it 1 C3 VR	Automatical University of the Control of the Contro	why cleared in only the control of t	hardware viber as 'o' luther Full as the	when SPUID that is bit and in the core in the core in the shall in the SPI in the shall in the sha	UF is writtee to the 1 in oddle to the 1 in oddle to the 2 in oddle to the 2 in oddle to the 3 in oddle transfer oddle transfe	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
IC3 VR 831-11 815	Automatica Viningheme	why cleared in order to depend on the control of th	hardware value of the state of	when SPuB is full in the core was the core w	UF is written to the 1 to the	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	
10 0 IC3	Automatica Viningheme	why cleared in only the control of t	hardware value of the state of	when SPuB is full in the core was the core w	UF is written to the 1 to the	in to, loading SPIBUF locat ansfers data are data from one, reading	SPtxTXB.	

23:16 U = Unimplemented bit, read as '0'
'0' = Bit is cleared x = Bit is unkn bit 5 bit 4 D to A: Code Output = K V_{REF} -Resolution = Δ = K V_{REF} = Maximum Output Voltage = K V_{RRF} 2^{N-1} Zero Error – error when input = 0 Full-Scale Error - error when input is the maximum
Relative Accuracy Error - error between actual and the line from output max and output min. Monotonicity - output always increasing as input increases
Settling Time - The required for the output to reach with a D/2 of the stable output when the input changes from 0 to $2^{N}\text{--}1,$ or $2^{N}\text{--}1$ to Offset Error - Error of analog transition point nearest 0 Volts.

Full Scale (Gain) Error - Error of analog transition point farthest from 0 Volts. Differential Nonlinearity Error - The maximum difference between a step D and the constant ideal D. $DNLE = Maximum \ |D_k - D|$

Slower but more precise because it needs to charge and discharge a capacitor.
PIC32 A-to-D: 10 bit, up to 16 analog inputs, internal VREF, multiple channel scan, 16-word buffer, 8 conversion formats and can | Channel scan, 16-word buffer, 8 conversion formats and can run during idle/sleep mode. | Channel scan run dur T = 168 and T = 16 Classify (bit of left $\begin{aligned} & \text{Signed voltages: Vad} = (\# / 1024 \) * VREF+ \\ & \circ & (VREF+ - VREF-) / 2 + Vad \\ & \circ & \text{For fractions add 1 if POSITIVE} \end{aligned}$

A Successive Approximation Register (SAR) is an ADC where each output bit is determined sequentially, starting with the most significant bit (MSB) working down to the least significant bit (LSB) in a binary search algorithm.

Dual-Ramp ADCs use an RC Operational Amplifier Circuit

coupled with a timer to measure the value of an input.

bit 31-16 Unimplemented: Read as 'o' hit 15 ADRC: ADC Conversion Clock Source hit 1 = Clock derived from FRC 0 = Clock derived from Peripheral Bus Clock (PBCLK) bit 14-13 Unimplemented: Read as 'o' bit 12-8 SAMC<4:0>: Auto-Sample Time bits⁽¹⁾
11111 = 31 TAD . 00001 = 1 TAD (Not allowed) 00000 = 0 TAD (Not allowed) bit 7-0 ADC \$4^{-1}\$\(\text{D}\): ADC Conversion Clock Select bits (P) 1111111 = TP8 • 2 • (ADCS \$4^{-1}\$D + 1) = 512 • TP8 = TAD 00000001 =TPB • 2 • (ADCS<7:0> + 1) = 4 • TPB = TAD 00000000 =TPB • 2 • (ADCS<7:0> + 1) = 2 • TPB = TAD Note 1: This bit is only used if the SSRC<2:0> bits (AD1CON1<7:5>) = 111.
2: This bit is not used if the ADRC (AD1CON3<15>) bit = 1. Unlanglemented: Road as 'u'

ADM_EN Automatic Address Detect Mode Enable bit
1 = Automatic Address Detect mode is enabled
0 = Automatic Address Detect mode is deabled
ADDR47.0+: Automatic Address Mask bits
When the ADM_EN bit is 'x', this value defines the addretction. detection.

11 = Reserved, do not used.

12 = Reserved, do not used.

13 = Reserved, do not used.

14 = Reserved, do not used.

15 = Reserved, do not used.

15 = Reserved, do not used.

16 = Reserved, do not used.

16 = Reserved, do not used.

16 = Reserved, do not used.

17 = Reserved, do not used.

18 = The Control of the State of the Control of the Cont a - De test sommenten de dabelle de rompleted UTEXE, Tressent Gabelle Service (SERVE) (SERV

| REGISTER 22-8: AD1CON2; ADC CONTROL REGISTER 2 | Sec. |

W = Wintable bit U = Unimplemented bit, read as \overline{U}' T' = Bit is set \overline{U}' = Bit is cleared x = Bit is union

ossa - Channel O positive input is AN1
ossa - Channel O positive input is AN0
ossa - Channel O positive input is AN0
(CMMA: Negaria heru Select for fis Sample A Multiplexer Setting^(f))
a - Channel O regariar enput is AN1
or - Channel O regariar enput is AN1
or - Channel O regariar enput is AN1
Unimplemented: Radia as is
(CMSA-Cuber Positive Input Select this for Sample A Multiplexer Setting
1111 = Channel O positive input is Ossa - Ossa

	R 22-5: A				CTREGIST			
Bit Range	8k 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 20/20/12/4	Bix 27/19/11/3	Bit 26/18/10/2	Bk 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	V-8	U-8	u-à	U-8	U-0	U-0
21.24	-	-	-	-	-	-	-	-
	U-0	U-0	9-8	U-8	U-8	0-8	U-6	0.0
23:16	-	-	-	-	-	-	-	-
15:8	RW-0	R/W-D	RING	RIM-0	RW-0	RING	R/W-0	RWIG
15/0	C88L15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
	8000	RWG	RWO	Rms	RING	RWO	RW0	AWG
7.0	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	C5SL2	CSSL1	CSSL0

W = Writable bit	U = Unimplemented bi	t, read as '0'				
'T' = Bit is set	t '0' = Bit is cleared x = Bit is unknown					
as 'o'						
at Pin Scan Selection bib	₅ (1.2)					
fiscan						
	at Pin Scan Selection bit	at Pin Scan Selection bits ^(1,2) if scan				

CSSL = ANx, where 'x' = 0.12, CSSL13 selects CTMU input for scan, CSSL14 selects //htm for scan, CSSL5 selects //tips for scan, CSSL5 selects //tips for scan, CSSL3 selects //tips for scan, CSSL3 selects //tips for scan, CSSL3 bits can be selected, however, inputs selected scan without a corresponding rapp of on the divice will convert to VMEY.

TABLE 36-36: ANALOG-TO-DIGITAL CONVERSION TIMING REG
Standard Operating (
juriess attention to
Operating interpretate
Operating improvides ADC Clock Ferrod²⁸ 65 - - m See Table 30-35 ration Rate

100W Conversion Time
FON: Throughput Rate
(Sampling Spend)
Tswar Sample Time Convenion Start from Sample - 1.0 Tab - Auto-Convert T Sigger⁽¹⁾ TYSIS Sample Start from Setting Sample (SAMP) bit 1008 Conversion Completion to Sample Start (ASAM > 1,579 Tomic Starter Start (ASAM > 1,570 Tomic Starter Start (ASAM > 1,570 Tomic Starter Analog Stage from ADC Off to ADC Colf in 1008 ADC Colf 0.5 Teo - 0.5 Teo Characterized by design but not tested.
 The ADC module is functional at Viscolate < Voc + 2 5V, but with degraded perstated, module functionality is tested, but not characterized. astion 17-1: ADC Conversion Clock Period $T_{AD} \approx 2 \cdot (T_{PB} \cdot (ADCS + 1))$ $ADCS = \left(\frac{T_{AD}}{2 \bullet T_{PB}}\right) - 1$ Equation 17-2: Available Sampling Time, Sequential Sampling $T_{SMP} = TriggerPulseInterval(T_{SEO}) - Conver$ $T_{SMP} = T_{SEO} - T_{CONT}$ Note: Tisco is the trigger pulse interval time. UARTS:

while communication has been taking place.

the stop bit(s) should be located.

Baud Rate: Symbols per second

while communication has been taking place.

Framing Error – Start and/or stop bits are in error. That is, the line is not low where a start bit should be, or it is not high where

Parity Error – The parity bit (if present) is not the value should be for the transmitted data bits.

Break Condition – A certain number of consecutive 0's (generally

more than a complete character) have been received. Can be sent intentionally to tell the receiver communication is finished.

AND DOS ACC 5.0 kg 2.5V kg 2.6V 200 ms CUREMENTS

***Colliners (see Note 4): 2.5V to 3.6V +40°C ≤ TA ≤ +85°C for Industrial +40°C ≤ TA ≤ +105°C for V-temp

Unregimented: Road as III ON LINE To the III ON LINE TO LINE T Overrun Error - A new character has arrived before previous character has been read.

Underrun Condition – The UART's transmit buffer is empty

| 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | 1962 | | 15.8 | NIVE |

a. Tissues and mit grows and entity is, it is assumed on its projects or guested in the transmit of THE 1-12. LISSA LIVERATE STAIN JAM CONTROL REGISTER (CONTRINUED) URDIDEL (15th Receive Intermet Mindel Edection bit 1.5 "Researched on the Liverage State of the Liverage State of bit 31-16 Unimplemented: Read to 'v' bit 15-0 BRQ-15-0-: Blad Rate Divisor bits.



If BRGH = 1 then replace 16 with 4 ^.

Stepper Motors:
- Unlike many motors, they have full torque at stand-still and have excellent response to starting, stopping, and reversing.

- They don't need brushes for commutation, so they

have a longer motor life depending primarily on bearing and coil life.

- They can achieve very low speeds and only require

- Truck can active very now specus and only requipen-loop control

- Furthermore, their speed is determined by the period of these pulses, not by their voltage.

- Disadvantages:

Resonance can be a problem if not controlled.

Do not perform as well for high-speed applications. Stepping Modes: Wave Drive Mode: one by one $A-B-A^*-B^*$ Full Step Drive: 2 at a time $AB-BA^*-A^*B^*-B^*A$


Half Step Drive: combo of above two AB-A-BA'-A'-A'B'-B'-


Half Step Drive: combo of above two AB-A-BA'-A'-A'B'-B'-B'A-A'
B'A-A'
Micro Stepping: smaller step sizes
Stator – Stationary (generally) part of the motor held in place by the outer casing of the motor.
Rotor – Inner part that rotates in response to changes in the activation pattern. It is supported at each end by bearings and includes a projecting shaft for the connection of the load.
Stator Teeth – Radial projections on the stator which provide a more precise path for the magnetic flux to flow between the stator and the rotor and produce the motor's movement.
Rotor Teeth – Radial projections on the rotor which are also used to provide a path for the magnetic filed that produces the motor's movement.
Multi-Stack Variable Reluctance: rotor teeth lose to (not equal) stator is multiple of phases.

stator is multiple of phases

Step Size =
$$\frac{360^{\circ}}{\Phi t}$$
 where $\Phi = \text{Number of Phases}$ $t = \text{Number of Rotor Teeth}$

Tooth Pitch =
$$^{360^{\circ}}/_{12}$$
 = 30°





- ON SCRATCH PAPER WRITE BINARY 0 to F!

 An embedded system is an electronic system controlled by one or more computers/microprocessors that are internal to the system. That is, the system is not thought of as a computer, but something else. An example of a system that needs to be a "realtime" system and what
- the functionality of it is in real time: Air traffic control system the current location.

 - A microcontroller is a "computer on a chip"
- Who makes the processor discussed in this class? There are two answers: Microchip Founded 1987.
- A real-time system must insure that a task is completed within a
- certain time span.

 Name five things discussed in class, which must be considered when designing an embedded System. Real-Time Execution; Physical Size and Environment; Power Consumption; User Interface; Multirate Operation; Cost; Memory Needs; Hardware versus Software

Operation; Cost; Memory Needs -Old chip was: Mips32 M4K Core -In a time span: real-time system -Diagnostic PIC32: JTAG

-Diagnostic PIC32: J1AG
-Functions: CTMU, Timer, PWM, ADC, UART, SPI, RTCC, Compare -CTMU External Input Pins : 11

- The HC12 has two 8bit accumulators, A and B, which can be ganged

- together
 The HC12 has two 8-bit accumulators, which can be ganged together.
 The HC12 has at most 128-kB of flash on board.
- *What is the size of the registers in (in bits) of the HC12 processor?
- What size are the standard addresses (in bits) of the HC12 processor?) ie. "The HC12 is a __-bit machine." 16
 The HC12 is a __-bit machine." 16
 The HC12 has a maximum 8 MHz bus clock.
 The HC12 has a 16-bit stack pointer.

- The program counter in the HC12 is 16 bits The HC9S12 was an improvement on the HC12 and has a maximum
- 25-MHz Clock
- The HC9S12 has at most 512-kB of flash on board The HC12 has two [a]-bit registers, X and Y. 16

How is SRAM generally used in a system? Lvl1 cache, Lvl 2 cache, NVRAM

What type of Memory is used to store variables in a(n) (embedded) system?

RAM, Volatile, SRAM, DRAM - *What is the advantage of using DRAM over SRAM? Lower power at use, Higher Density, Less expensive. - *What type of memory is made out of transistors? (What type of RAM is

made out of transistors?) SRAM
- Which of the following is volatile? SRAM, DRAM, SDRAM

What type of memory is used to store the Stack in an embedded system? RAM, Volatile, SRAM, DRAM

-Which type of memory is generally used to store system states in an embedded system? ROM, NonVolatile, PROM, EPROM, EEPROM What type of memory is generally used to store Program Instructions in an embedded system? ROM, NonVolatile, PROM, EPROM, EEPROM embedded system? ROM, NonVolatile, PROM, EPROM, EEFRO - What is the advantage of using SRAM over DRAM? Lower power

consumption (at rest), Simpler to implement, Faster, Can be placed on consumption (at rest), simpler to implement, rasker, Can be place same die as processor logic.

- What type of memory is generally used to store User Settings in an embedded system? ROM or NonVolatile or PROM or EPROM or EPROM or

Which of the following are nony

EEPROM. EPROM. NVRAM. OTP ROM.

Flash, Masked ROM, PROM.

- Which type of RAM stores its data using small capacitors? DRAM

Which type of RAM is the following memory cell found in:





Flowchart, how many times does the programmer try to program a difficult

cell before it quits? 10 cell before it quits? 10

- Timing diagram, how long must programmer wait to insure the DATA is valid after the EPROM is told to output the cell data written to it? tDV

- Flow chart, how does the programmer program the EPROM? Programs all the cells, then checks each one for validity

use crus, user CRECKS each one for validity
-Timing diagram, at what point in time does the EPROM programmer read
the DATA to be verified from the bus? The second rising edge of CE#
-Timing diagram, how long must the DATA be stable before the EPROM
latches the data into memory? (D8) Timing diagram, how long must the ADDRESS be stable before the EPROM

latches data into memory? tAS what signal tells the EPROM to output the cell data which

Timing diagram, what was written to it? CE#

was written to it? CE#

- Timing diagram, at what point in time does the EPROM read the DATA it is to program into its cell? The first rising edge of CE# Timing diagram, how long must the programmer leave the ADDRESS on the bus after they have read the data to be verified? tAH

Timing diagram, what signal determines when the EPROM reads the data to e programmed into the cell? CE#

New Section Name four different things that you generally find on a microcontroller project board. Reset Switch; Com Ports; LCD Display; 7Segment Display; LEDs; Keypad/Switches; Amplifiers/Op Amps; OptoIsolators; Relays; SCRs/Triacs; Buzzers; Potentiometers; DACs; Dip

- What's the name of an electromechanical device that is used to switch higher

=Start Code, 1=Record Type, 11=Byte Count, 0038=Address, [42]=Data

What is circuitry that is used to interface two different chips together called?

- what is circuity that is used to interface two unterfact chips together cancer.
Glue logic

- What kind of IC is used to isolate a low voltage microprocessor circuit from a higher voltage motor circuit? Opto-isolator

- What is the name for a program which takes C code written on a computer

- What is the name on a plogatin which takes. Code within the order of the and creates code for a microprocontroller? That is, it creates for a processor other than the one it runs on. Cross Compiler

- What is the name for software and/or hardware which allows you to start and stop execution and examine the state of the processor while it is executing

your code? **Debugger**- What is the name for the file generated by a compiler to run on a


- What is the name to the nie generated or y a compiler to run on a Motorolal Freescale processor? \$1978-record with fire freescale processor? \$1978-record a volume control in audio devices. Act as a variable resistor - What is a relay used for in a circuit? Relays can control current flow without having hardware/physical device and can degrade of time without having hardware/physical device and degrade of time

- What are dip switches used for in an embedded system? For setting up various configuration options


How is a "momentary switch" different than a regular "on/off" switch? - How is a "momentary switch" different than a regular "on our switch? Momentary is like a push button, on/off switch is like light switch.
- What do you call a switch that is normally off, and must be held down (depressed) to be on? That is, once it is released it is off again. Push Button Switch! Momentary Switch.

What does SPST on a relay stand for? Single Pole Single Throw - What does DPDT on a relay stand for? **Double Pole Double Throw**- What does SPDT on a relay stand for? **Single Pole Double Throw**

B Single Pole Double Throw COM1 COM2-







- The "256" in the part number MC9S12DP256B refers to the amount of

- The term glue logic refers to the added circuitry necessary to interface two or more chips together.

The flash memory in the chip is used to hold code instructions for the chip.

What signal from the MC9S112 is used in conjunction with the R/W# line to

was asgual norm are NC-95112 is used in conjunction with the re-war interference of the first spatial spa

memory map? Interrupt Vector Table - The [a] memory in the chip is used to hold code instructions for the chip.

- The [a] memory in the chip is used to hold code instructions for the chip. Flish
- What is a compiler called which generates code for a process other than the one it is running on? Cross Compiler
- What signal from the MCOS12 is used to determine whether or not a memory chip is being read from or written to? RVW#

emp is being read from or written to? ICW##

- What type of memory is located at the very beginning (lowest addresses) of
the MC9S12 Memory Map by default? Registers

- What type of memory in the 9S12 would you use to store program setting in?

What signal from the MC9S12 is used for memory reads when external - What signal norm the WO-312 is used in finding the data when the memory is used, but is not used in single chip mode? LSTRB
-What signal is shown at the top of the timing diagram? (As indicated by a '?')



Clear PTH: PTH = PTH & 0x52; Analog: ANSELxSET = 0xA000 Digital: ANSELxCLR = 0xA000: Change Notice Interrupt Disable: CNENxCLR = hex Enable: CNENxSET = hex; Internal Pull Down Enable: CNPDxSET = hex: Disable: CNPDxCLR = hex

Internal Pull Up Enable: CNPUxSET = hex; Dishale: CNPUxCLR = hex: PORTx = read (value of pins) n = PORTx & 0xA234: I ATv = write Zeros: I ATyCI R = heyODCxSET = hex; Outnuts Pull Push: ODCxCLR = hex;

Port[0] is right most port



Battery*(AmpHour/24*30*months or 24*365*year) = Avg Draw Need(x) ± Don't Need(1-x) = Avg Draw

What is the purpose/function of a pull-down resistor? Pulls an input down to a zero by latching it to ground

to a zero by latering it to ground

- Give an advantage and disadvantage of using isolated(port-based I/O. Pro

- Simultaneous memory and I/O. Cons- Additional pins needed for address,
data, controls; additional instructions needed to access the I/O bus What latch chip was used in class to write to I/O devices? 74374

(What does the following line of C instruct the compiler to do? What does it allow the programmer to do? (What does unsigned char do?) (What does volatile mean?)

#define PTH *(volatile unsigned char *\0x260

Variable can be changed from outside the program (external device can drive high/low) - Give an advantage and disadvantage of using memory-mapped I/O. Pro -

many operations, no addition pins or instructions necessary: Con- I/O many operations, no addition pins or instructions necessary; Con-I/O error on a memory map cannot be caught and results in program crashing, less memory can be addressed.

- Give an advantage and disadvantage of using "linear select addressing of

I/O. Pro - Simple selection logic and one port per address-line; Con -Wasteful Addressing
- Why is a latch needed to store the address from the 9S12 when

- Why is a latch again with an I/O device? Bus is multiplexed so address must stored while data is put on the bus
- Why is the 373 Latch's G input connected to 5 volts? The latche's G input

is not-ed so it has to connect to 5 volts to make it a zero.
-What is the difference between the 74-373 and the 74-374? 74373 uses an enable, 74374 latches values on the rising edge of a clock What latch chip was used in class to read from I/O devices? 74373 -*What is a typical size/value of a pull-up/ pull-down resistor? 4.7KOhm -10KOhm

IOKOhm

The ISA does not support serial I/O directly. Why? Because everything starts out as parallel within the CPU

Everything does in the CPU is done in parallel (not serial). Why? This is done because there are plenty of jobs that compute has to do and most all of them are performed individually. Therefore, parallelism makes everything WAY faster and other programs do not have to wait for another to complete before it executes. - Why is it necessary to have the Latch on the left (light blue)?



It uses the clock pulse to latch the values from the address bus to the decoder. Prevents all values from being latched at once.

- An open drain output allows for "wired-Oring" or pins. True -An open dram output antwo sor wired-ring or pins. Frue
 -This register can be used to detect overloads or shorts at port pins. PTIn
 -This register can be used to internally connect a resistor to form a port pin to
 either Vcc or Vdd if the corresponding pin is set to input. PERn
 -In order to know which pin an interrupt has occurred on, this register must be

read. PIFn A [a] resistor is generally used to make an input pin's default value 1. Pull

This register can determine whether the pull resistor is "pull-up" or "pull-

down". PPSn

This register can determine whether the interrupt is detected on either the rising edge or falling edge of a signal. PPSn

Which register is written to in order to change the values of a certain port's nice? PTS.

• What Port only has 4 pins instead of 8? J - Which register needs to be configured before ever outputting a value to a

- Which register needs to be configured before ever outputting a value to certain port pin? DDRn
- This register determines whether or not a transition on a port pin will produce an interrupt. PIEn

produce an interrupt. PIE.B -The ISA level directly supports serial instructions. False -Which register determines if port pins will be used as input or output? DDRn - Which register determines if port pins will act as an OR gate when its pins

are tied together, or not? WOMn ster reads the state of the register buffer if reading a pin is set to

- This register tells whether or not an interrupt has occurred a specific pin of a port, PIFn

port. PIFn

- This register can be used to limit the amount of current supplied to a circuit connected to the corresponding port. RDRn

- This Register ignores data written to it if its pins are set up for input. PTn


The first address of an 6-K memory only is 144 K in a system with 20-bit addresses.

and every valid address for this chip has the form

- Everything beyond address line is an X

 Using values below, add up to get address number, place 1 where number is used (All values are in K(thousands)) used (All values are in K(tho 19=512,18=256,17=128,16=64,15=32,14=16,13=8,12=4,11=2,10=1

Outputs Open Drain:





-Fill in appropriate 1's or 0's to get correct output on each line
- If line is excluded, put an x => x can be 1 or 0
- Convert A19-A0 to hex



h EG and KI => D0 to D7 is low order chin (E = D0, G = D7 -> low)

b. FG and KL=>D0 to D7 is low order chip (F = D0, G = D7 > low)

c. A19-A0=>Put 1 where A and B are, D's otherwise, convert to HEX

d. A19-A0=>Put 1 at A and B, at D put 1's onward, otherwise 0's

c. Big endian if LSTRB goes into low-order chip (high -> little endian)

Chip 0

Chip 0

Chip 1

Chip 2

Chip 2

Chip 1

- C and H are A1
- D and I=> take ending address, covert to binary, where bit's are all 1's, that

- D and E⇒ take ending address, covert to binary, where bit's are all 1's, 1 starting position is D and 1
 - E and J⇒7f big endian LSTRB goes into Low order chip, Little endian LSTRB goes into high order chip, A0 goes into opposite chip
 - FG and KL⇒Low order chip is D0-D7, other is D8-D15

-Chip 0 = 2\(^(D-10))

The upper address lines of a 25-bit address are to be connected to the inputs of a 10-input PAL to decode memory-mapped VC addresses in a system. The PAL is to generate a low signal when an achieve in the range 9x84800 - 0x84FFF

Convert both to binary=>Write starting address on top of ending - Put x where they start to differ and onward

DOBH = [*] PERH = [*] PIEH = [*] PPEH = [4] PORH = [*]

DDRH=Either output or inverted input bits PERH=Pull Device Enabled Bits

PIEH=Interrupt Enabled Bits
PPSH=Rising Edge Triggered Interrupt bits and pull down bits

Hose would you set the following pins of Fort. It without affecting any other pins

Set bit(s) 2 3 4

Convert to Binary - If set, OR with PTH - If clear, AND with PTH

PTH | Ox Something

Clear bit(s) 1 4 6

- Convert to Binary=>Invert the binary number=>Convert to hex



Convert Port B to Binary => the rightmost bit is value of ADDR
- Match up other columns => ECLK=0, preparing ECLK=1, performing

while ((PTH & 0x20) == 0);

PTJ = 0;

- If while loop = 0=> Every bit that is a 1, put Port[x]=1

If while loop = 1=> No possible solutions

What is the value of ChangedSw (in hex) after this code is run? unsigned char OldSw = 0xD1; unsigned char NewSw = 0x1E; unsgined char ChangedSw;

ChangedSw = (OldSw ^ -NewSw) & -OldSw;

Convert all to binary
 When raising binary to binary => bits are same, 0; bits are different, 1

unsigned char OldSw, NewSw, ChangedSw

while (OldSw -- NewSw) NewSw - PTH; ChangedSw = (NewSw ^ OldSw) & -NewSw; OldSw - NewSw

- Use 1010 for Old->Use 1001 for new->Follow code, see what changed

Look where

Rewrite Keypad as Circle keys pressed->0's if pressed->1's otherwise (in form of keypad)

For bitshifting-convert across to binary (Nott if needed)

Otherwise look at keypad and determine where button was pressed

Single button in row, it's that one; Two single buttons in two differ rows, it's the top button; Two buttons in same row or none pushed, it's 0

Switch on bottom ν_{cc} Το κΩ ξ PORT H[0] SW i = GND


Round Down Only one will be 0

First look at II's->A to B make sure Max A>Min B if not A = 0 Repeat for B to A-> Max B>Min A if not B = 0

Repeat steps for IO's -If pass both test: A to B get minimum of IOH(A)/IIH(B) and IOL(A)/IIL(B) Whichever is min, that is = A -> Switch A and B's for B

whale ((FTS & 0x03) 1=0);

PTS - PTS & -0801 MOP! PTJ - PTJ | 0=01;




See how man blocks STRB# = # (in this example 1) ((#*N*(# of Mhz))/(clock ticks))-1 (don't use x10^-3 or any multiplier) -round up

ADDRESS DECODING



Chip 0: 128 F3 Chip 1: 128 F3 Chip 2: 226 F3 Chip 3: 32 F3 Chip 4: 6 F3 Chip 4: 6 F3



28 OFN

_		1.1	I and the second
Pin#	Full Pin Name	Pin#	Full Pin Name
1	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	15	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	16	Vss
3	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2	17	VCAP
4	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3	18	PGED2/RPB10/D+/CTED11/RB10
5	Vss	19	PGEC2/RPB11/D-/RB11
6	OSC1/CLKI/RPA2/RA2	20	Vusasva
7	OSC2/CLKO/RPA3/PMA0/RA3	21	AN11/RPB13/CTPLS/PMRD/RB13
8	SOSCI/RPB4/RB4	22	CVREFOUT/AN10/C3INB/RPB14/VBuson/SCK1/CTED5/RB14
9	SOSCO/RPA4/T1CK/CTED9/PMA1/RA4	23	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
10	Voo	24	AVss
11	TMS/RPB5/USBID/RB5	25	AVDD
12	Vaus	26	MCLR
13	TDI/RPB7/CTED3/PMD5/INT0/RB7	27	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0
14	TCK/RPB8/SCL1/CTED10/PMD4/RB8	28	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1

36 VTLA

Pin#	Full Pin Name		Pin#	Full Pin Name
1	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2	7 6	19	TDO/RPB9/SDA1/CTED4/PMD3/RB9
2	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3		20	RPC9/CTED7/RC9
3	PGED4 ⁽⁴⁾ /AN6/RPC0/RC0		21	Vss
4	PGEC4 ⁽⁴⁾ /AN7/RPC1/RC1		22	VCAP
5	VDD		23	Voo
6	Vss		24	PGED2/RPB10/D+/CTED11/RB10
7	OSC1/CLKI/RPA2/RA2		25	PGEC2/RPB11/D-/RB11
8	OSC2/CLKO/RPA3/PMA0/RA3		26	Vusesvs
9	SOSCI/RPB4/RB4		27	AN11/RPB13/CTPLS/PMRD/RB13
10	SOSCO/RPA4/T1CK/CTED9/PMA1/RA4		28	CVREFOUT/AN10/C3INB/RPB14/VBuson/SCK1/CTED5/RB14
11	AN12/RPC3/RC3	\Box	29	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15
12	Vss		30	AVss
13	Voo	$\supset I$	31	AVod
14	Voo		32	MCLR
15	TMS/RPB5/USBID/RB5		33	PGED3/VREF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0
16	Vaus		34	PGEC3/VREF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1
17	TDI/RPB7/CTED3/PMD5/INT0/RB7	I	35	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0
18	TCK/RPB8/SCL1/CTED10/PMD4/RB8		36	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1

Pin#	Full Pin Name	Pin #	Full Pin Name
1	RPB9/SDA1/CTED4/PMD3/RB9	23	AN4/C1INB/C2IND/RPB2/SDA2/CTED13/PMD2/RB2
2	RPC6/PMA1/RC6	24	AN5/C1INA/C2INC/RTCC/RPB3/SCL2/PMWR/RB3
3	RPC7/PMA0/RC7	25	AN6/RPC0/RC0
4	RPC8/PMA5/RC8	26	AN7/RPC1/RC1
5	RPC9/CTED7/PMA6/RC9	27	ANB/RPC2/PMA2/RC2
6	Vss	28	Voo
7	VCAP	29	Vss
8	PGED2/RPB10/D+/CTED11/RB10	30	OSC1/CLKI/RPA2/RA2
9	PGEC2/RPB11/D-/RB11	31	OSC2/CLKO/RPA3/RA3
10	Vusesvs	32	TDO/RPA8/PMA8/RA8
11	AN11/RPB13/CTPLS/PMRD/RB13	33	SOSCI/RPB4/RB4
12	PGED4/TMS/PMA10/RA10	34	SOSCO/RPA4/T1CK/CTED9/RA4
13	PGEC4/TCK/CTED8/PMA7/RA7	35	TDI/RPA9/PMA9/RA9
14	CVREFOUT/AN10/C3INB/RPB14/VBuson/SCK1/CTED5/RB14	36	AN12/RPC3/RC3
15	AN9/C3INA/RPB15/SCK2/CTED6/PMCS1/RB15	37	RPC4/PMA4/RC4
16	AVss	38	RPC5/PMA3/RC5
17	AVDD	39	Vss
18	MCLR	40	Voo
19	PGED3//REF+/CVREF+/AN0/C3INC/RPA0/CTED1/PMD7/RA0	41	RPB5/USBID/RB5
20	PGEC3//REF-/CVREF-/AN1/RPA1/CTED2/PMD6/RA1	42	Vaus
21	PGED1/AN2/C1IND/C2INB/C3IND/RPB0/PMD0/RB0	43	RPB7/CTED3/PMD5/INT0/RB7
22	PGEC1/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RB1	44	RPB8/SCL1/CTED10/PMD4/RB8

28 QFN

	NCLR POEDANE + CNE + JANDCIANCIRNOCTED IPIUIIIIIII POECANE + CNE + JANDCIANCIRNOCTED IPIUIIIIIIII POECANE + CNE + JANDCIANCIRD PARCE POECANE + CNE + JANDCIANG +	16 17 17 18	Vius TDIREPSZCTEDNIPMOGNITORRZ
	ANEE+ICHEE+IANDCBNURPADICTED IP! VNEE+ICHEE+IANTRPATICTED ZIPMDIRA; AADICTINDICZNBICBNDRPBDIPMDRRBE	177	
		118	
		200	TCK/RPB8/SCL1/CTED10/PMD4/RIIIII
			TDO/RPB9/SDA/VCTED4/PMD3/Riiii
	PGECT/AN3/C1INC/C2INA/RPB1/CTED12/PMD1/RI	\$	Ves
r	ANACTINBICZND/RPB2/SDA2/CTED13/PMD2/RB2	8	Vese
ANSICI	ANSICTINACZINC/RTCC/RPB3/SCL2/PMMRRB3	24	PGED2/RP810/D+/CTED11/R810
8 Vss		22	PGEC2/RP811/D-/R811
9 0801/0	OSC1/CLK/IRPAZ/RA2	8	Votesva
10 0802/0	DSC2/CLKORPA3/PMA0/RA3	*	AN11/RPB13/CTPLS/PMRD/RB13
11 SOSCM	SOSCURPB4/RB4	×	CNE FOUTANTO/C3INB/RPB14/NB
12 80800	SOSCORPA4/T1CK/CTED9/PMA1/RA4	8	ANNICSINARPB15/SCK2/CTED6/FIII::::::::::::::::::::::::::::::::::
13 VDD		27	Wss
14 TMS/RP	TMS/RPB5/USBID/RB5	25	Aveo

TABLE 4-1: SFR MEMORY MAP

9.90 9.000 An	Virtual A	ddress
Peripheral	Base	Offset Start
Watchdog Timer		0x0000
RTCC		0x0200
Timer1-5		0x0600
Input Capture 1-5		0x2000
Output Compare 1-5		0x3000
IC1 and IC2		0x5000
SPI1 and SPI2		0x5800
UART1 and UART2		0x6000
PMP		0x7000
ADC	0xBF80	0x9000
CVREF		0x9800
Comparator		0xA000
СТМИ		0xA200
Oscillator		0xF000
Device and Revision ID		0xF220
Peripheral Module Disable		0xF240
Flash Controller		0xF400
Reset		0xF600
PPS		0xFA04
Interrupts		0x1000
Bus Matrix		0x2000
DMA	0xBF88	0x3000
USB		0x5050
PORTA-PORTC		0x6000
Configuration	0xBFC0	0x0BF0

TABLE 26-2: PERIPHERAL MODULE DISABLE REGISTER MAP

SSO											Bits								40
Virtual Addres (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E0.40	PMD1	31:16	_		-	-	-	-	-	-	_	_	_	-	_	-	-	_	0000
F240	PMDT	15:0	_	_	_	CVRMD	_	_	_	CTMUMD	_	_	_	_	_	_	_	AD1MD	0000
F250	PMD2	31:16	_		-	-	-	-	-	-	_	_	-	_	_	_		_	0000
F250	FINID2	15:0	-	-	-	_	-	_	-) . 	_	_	-	_	_	CMP3MD	CMP2MD	CMP1MD	0000
F260	PMD3	31:16	_	_	-	_	_	_	_	_	_	_	_	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
F200	FINIDS	15:0	_		-	-	-	-	-	-	-	_	-	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	0000
F270	PMD4	31:16	_	-	_	-	_	_	_	_	_	_	_	_		_	_	_	0000
F270	PINID4	15:0	_	. —	-		-	-	-	_	_		-	T5MD	T4MD	T3MD	T2MD	T1MD	0000
F200	PMD5	31:16	_	-	-	-	_	-	_	USB1MD	_	_	-	-	_	-	I2C1MD	I2C1MD	0000
F280	PINIDS	15:0	_	_	-	-	_	-	SPI2MD	SPI1MD	_	_	_	_	_	_	U2MD	U1MD	0000
F200	PMD6	31:16	_		-	1-	-	-	-	i -	_	· · · · · ·	_	-	_	-	-	PMPMD	0000
F290	PINIDO	15:0	_	_	-	_	_	_	_	_	_	_	_	_	_	-	REFOMD	RTCCMD	0000

Legend: x = unknown value on Reset, — = unimplemented, read as °C'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 11.2 °CLR, SET and INV Registers" for more information.