EEL 5737 HW #4 Part A Part A a) Problem Set 9 b) Problem Set 10 c) Exercise 6-4

HW #4 (cont) and B because address space separation is always an enforcement of modularity, and the user-modo of stops the applications from being able to modify their godress instruction location w interrupt. hold the processor if it ches not all PIELD, which would cause other threads to starve. A-T1 could read to Rethen get preempted,

Then end up adding 1+2 giving it 3,


T5-if either thread is interrupted after leading

Mto RO, then comes back, inthecase of 4+8=12

C-This is expected as long as nothing

Ts preempted between leads.

W #4 (ant) executes atomically only powers of 2 will points Since 100 is in the varge 100-112 is the interrupt triggers rushed one thread running those instructions, it will get its upc set to 100 while the other Throad enters That range hen we will



HW #2 (CON) HIFLD AND thread I would have to be RUNNABLE and therefore input dance I would have to howeralled NOTATE The values that can be on the stack now will be any address for any thing in the Tilly oleves interrupt handler. set to waiting and will then fuever, For Co this causes The device to wart forever for nout available [0] to shange but it cannot as interrupts are disabled while DEVICE(n) runs,

W #4 (cont)