

HM # 1 12 (1) rite-throughpolizies take.
Mer wither times. er cache block sizes reduce the Miss penalty.
False 114 increases miss penalty
as I takes lenger to repair larger
blocks of memory in cache. igher associativity means higher conflict misses, have lower conflict misses, but higher hit times, issperation are always lesser than False, they are higher than let Times or we wouldn't have the cache, e choice among different types of mapping memory hierarchy depends on the of miss vs cost of implementing associativity. rue

I (conti) e would mplement cache! entry size data 3 wide.

HW # 1 (CON)





#1 (Conf) B.2) 5/2B racke W 8,648 blocks Man man 5 2KB W 32,648 blocks Possblethen Blocks M4, M6, 111, M30 12, M4, M6, ..., M36 12, M4, M6, ..., M30 12, M4, M6, ..., M38 MS, MS, MZ, ..., M3(MS, MS, MZ, ..., M3(MS, MS, MZ, ..., M3) MS, MS, MZ, ..., M31