## EEL 5764 Computer Architecture Fall 2018

## Midterm 2

Na	ame:	UFID:
No	- Ex - Oti - Ple - Yo - Us	am is 75 minutes long.  am is closed book and closed notes, other than 1 US-letter-size crib sheet of handwritten notes her than scientific calculators, all electronics must be turned off.  ease write legibly. Otherwise your grades may be negatively affected.  but must show your work for all problems.  the back of the exam paper as necessary. Indicate clearly, which problems the answers on a back correspond to.
1.		<b>pts</b> ) Decide whether the following statements are true or false. Add brief (1-2 sentence) ations to justify your answers.
	a.	Vector processors primarily use MIMD architectures.
	b.	Distributed shared memory multiprocessors is a misnomer since each processor can only access its local memory.
	c.	Linear speedups are needed to make multiprocessors cost effective.
	d.	Security assets in an SoC can be introduced by manufacturers as well as end users.
	e.	Deep learning evolved from neural networks.

f. You can get good vector performance without providing memory bandwidth.				width.		
	g.	Cache coherence requi	res writes to the same lo	ocation to be serialized.		
h. Post-silicon validation requires upfront planning to ensure releva				ng to ensure relevant obse	nt observability.	
i. Warehouse scale processors emphasize local computation over remote ones.				ones.		
	j.	Sequential consistency	is a more relaxed consi	stency model than proces	ssor consistency.	
2.	store un	total) Consider the followit, 5 functional units, and the followit of the functional units, and		ocessor, assume chaining is  (5) SV  (6) SV  (7) SUBVV.D  (8) SV	R3,V3 R4,V4 V5,V4,V3 R5,V5	
			are required to execute the nany cycles does it take to	code? execute a 64-element vecto	r?	

3.	(20 pts) How many 2GHz multicores can a 1024-banks memory system support, assuming memory cycle time of 2ns and processors are capable of 2 LD and 2 ST operations per cycle.					
1	(15 pts) For a given video, the frame rate is 16 f/s, and each frame is composed of 1024 data elements, independent					
т.	of other frames, and can be completely parallelized. A programmer writes code to process 32 seconds of video frames using a GPU, each processing subroutine processes one frame. The GPU has 16 SIMD processors, where each can execute threads of 32 data elements per instruction.					

a. What is the optimal grid size, in number of elements? (Recall: Grid size in GPU is analogous

c. How long will it take to process the video if each SIMD processor takes 1 second/thread?

to vectorizable loops.)

b. How many SIMD threads are required to process the video?

- 5. (10 bonus pts) Consider the vector operation Y = a × X + Y where X and Y are both vectors of 64 elements. Show MIPS assembly code for the MIPS superscalar processor, and vector assembly code for VMIPS processor, and compare their performance in terms of the total number of instructions executed on these two processors.
  - If you do not remember the ISAs, use simple sentences like "load X[i]" for a scalar load, or "vector-scalar multiply X and a" for a  $\times$  X, etc.
  - Assume the vector length of VMIPS is 64.

6. (10 bonus pts) Use the GCD test to determine whether dependencies exist in the following loop: for (i = 0; i < 100; i++) {

```
for (i = 0; i < 100; i++) {
    x[2*1+3] = x[2*i] * 5.0;
}
```