



# FEL 5764 HW #4

11/25/19

- 1) S.4(a) 1) CO: R, AC00  
2) CO: W, AC00  $\leftarrow -40$

	<u>MSI</u>	<u>MESI</u>
1) Read miss, in mem, no sharers	S	E
2) Write to cache, no sharers	invalidate	M (no invalidate signal)

Go to mem once + invalidate for MSI  $\Rightarrow$  115 stall cycles  
Go to mem once for MESI  $\Rightarrow$  100 stall cycles

- 5.4(b) 1) CO: R, AC20  
2) CO: W, AC20  $\leftarrow -60$

	<u>MSI</u>	<u>MESI</u>
1) Read miss, in mem, sharers	S	S
2) Write to cache, invalidate sharers	invalidate	invalidate

Both go to memory once + both invalidate once  
 $\Rightarrow$  115 stall cycles for both MSI + MESI

- 5.4(c) 1) CO: R, AC00  
2) CO: R, AC20

	<u>MSI</u>	<u>MESI</u>
1) Read miss, in mem, no sharers	S	E
2) Read miss, in mem, sharers	S	S

Both reach mem twice and no other stalls

$\Rightarrow$  200 stall cycles for both MSI + MESI

# HW #4 (cont.)

5

Mem Access		State P1	State P2	State P3	Bus Action	Cycles
P1 Reads	MSI	S	n/a	n/a	BusRd	120
	MESI	E	n/a	n/a	BusRd	120
	MOESI	E	n/a	n/a	BusRd	120
P1 Writes	MSI	M	I	I	BusInv	120
	MESI	M	n/a	n/a	n/a	1
	MOESI	M	n/a	n/a	n/a	1
P2 Reads	MSI	S	S	I	BusRd	120
	MESI	S	S	n/a	BusRd	120
	MOESI	O	S	n/a	n/a	1
P3 Reads	MSI	S	S	S	BusRd	120
	MESI	S	S	S	BusRd	120
	MOESI	O	S	S	n/a	1
P2 Writes	MSI	I	M	I	BusInv	120
	MESI	I	M	I	BusInv	120
	MOESI	I	M	I	BusInv	120
P1 Reads	MSI	S	S	I	BusRd	120
	MESI	S	S	I	BusRd	120
	MOESI	S	O	I	n/a	1
P3 Writes	MSI	I	I	M	BusPdX	120
	MESI	I	I	M	BusPdX	120
	MOESI	I	I	M	BusPdX	120
P1 Writes	MSI	M	I	I	BusPdX	120
	MESI	M	I	I	BusPdX	120
	MOESI	M	I	I	BusPdX	120
P1 Reads	MSI	M	I	I	n/a	1
	MESI	M	I	I	n/a	1
	MOESI	M	I	I	n/a	1