Board_Top Project Status (09/21/2013 - 11:13:33)					
Project File:	testXilinx.xise	Parser Errors:	No Errors		
Module Name:	Board_Top	Implementation State:	Placed and Routed		
Target Device:	xc3s500e-4fg320	• Errors:	No Errors		
Product Version:	ISE 14.2	• Warnings:	11 Warnings (11 new)		
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed		
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met		
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)		

Device Utilization Summary					
Logic Utilization		Available	Utilization	Note(s)	
Number of Slice Flip Flops	84	9,312	1%		
Number of 4 input LUTs	68	9,312	1%		
Number of occupied Slices	79	4,656	1%		
Number of Slices containing only related logic	79	79	100%		
Number of Slices containing unrelated logic	0	79	0%		
Total Number of 4 input LUTs	130	9,312	1%		
Number used as logic	68				
Number used as a route-thru	62				
Number of bonded IOBs	17	232	7%		
Number of BUFGMUXs	1	24	4%		
Average Fanout of Non-Clock Nets	2.71				

Performance Summary					
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Repo	rt	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report		
Timing Constraints:	All Constraints Met				

Detailed Reports				[-]		
Report Name	Status	Generated	Errors	Warnings	Infos	
Synthesis Report	Current	Sat Sep 21 11:12:58 2013	0	3 Warnings (3 new)	0	
		Sat Sep 21 11:13:04		0	0	

		2013			
Map Report	Current	Sat Sep 21 11:13:13 2013	0	3 Warnings (3 new)	4 Infos (4 new)
Place and Route Report	Current	Sat Sep 21 11:13:28 2013	0	5 Warnings (5 new)	2 Infos (2 new)
Power Report					
Post-PAR Static Timing Report	Current	Sat Sep 21 11:13:32 2013	0	0	6 Infos (6 new)
Bitgen Report					

Secondary Reports			
Report Name	Status	Generated	

Date Generated: 09/21/2013 - 11:13:33