GPC v1 Instruction Table

NOP 1 LDA source 9 S 1 Load you've and clovered memory address into A-Register 1 LDA value 9 S 2 Loads immediate value into A-Register 1 LDA value 9 S 2 Loads immediate value into A-Register 1 LDA value 9 S 1 LDA value 9 S 2 Loads immediate value into A-Register 1 LDA value 9 S 1 LDA value 9 S 2 LDA value 9 S 2 LDA immediate value into B-Register 1 LDA value 1 S 2 LDA immediate value into B-Register 2 LDA value 1 S 2 LDA immediate value into B-Register 3 S 100 S 17B LDA value 8 S 3 Store value at Pregister to (grape) memory address 1 Reserved for future revision of instruction set due not use on GRVs chip 1 C LDA value 1 C LDA value 1 Reserved for future revision of instruction set due not use on GRVs chip 1 C LDA value 1 C LDA value 1 Reserved for future revision of instruction set due not use on GRVs chip 1 C LDA value 1 C LDA	OP Code	ASM Rep.	PARM A	PARM B	Clock cycles	Length	DESCRIPTION
DA			TAINITA	TAINIVID	Clock Cycles		
1.			SOURCE				
1.							
LDB							
STA							,
STB	-						-
Reservered							
Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartuction set do not use on of PCVL chip Reservered for future revision of impartucti			turget				· · · · · ·
Resevered Resevered for future revision of Instruction set do not use on SPCVL chip							·
Resevered for future revision of instruction set do not use on GPCVL (chip)							
Resevered for future revision of Instruction set do not use on SPCVL chip							, ,
Resevered for future revision of Instructions et do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future revision of Instruction set do not use on GPCUL chip Resevered for future							,
Resevered Resevered for future revision of Instruction set do not use on GPCVL chip Resevered for future revision of Instruction set do not use on GPCVL chip Resevered for future revision of Instruction set do not use on GPCVL chip ADD							· ·
Resevered for future revision of Instruction act do not use on GPCUL chip Resevered for future revision of Instruction act do not use on GPCUL chip Resevered for future revision of Instruction act do not use on GPCUL chip ADD							, ,
Reservered for future revision of Instruction set do not use on GPCVL chip ADD 3 1 Adds A and B register together and stores to A-Register 12 ADD 13 ADD 4 arget 9 3 Adds A and B register together and stores to the store to A-Register 14 ADD 4 target 9 3 Adds A and B register together and stores to (target) memory address 15 ADC 4 target 9 3 Adds A and B register together and stores to (target) memory address + sets carry flag if A+B-DuFF 14 OR 9 3 Adds A and B register and stores to the store to (target) memory address + sets carry flag if A+B-DuFF 15 OR 16 AND 17 AND 18 And B register and stores to A-Register 18 NOT 19 AND 10 AND A target 9 3 ANDs A and B register and stores to A-Register 18 NOT 19 NOT 10 AND 10 AND A target 10 AND 10 AND A target 10 AND A target 10 AND A target 11 ANDS A and B register and stores result in A-Register 12 ANDS A and B register and stores result at (arget) memory address 13 ANDS A and B register and stores result at (arget) memory address 14 ANDS A and B register and stores result at (arget) memory address 15 ANDS A and B register and stores result at (arget) memory address 16 ANDS A and B register and stores result at (arget) memory address 17 AND A target 18 ANDS A and B register and stores result at (arget) memory address 18 ANDS A and B register and stores result at (arget) memory address 19 ANDS A and B register and stores result at (arget) memory address 10 S. target 10 S. target 11 ANDS A and B register and stores result at (arget) memory address 12 ANDS A and B register and stores result at (arget) memory address 12 ANDS A and B register and stores result at (arget) memory address 13 ANDS A and B register and stores result at (arget) memory address 14 ANDS A and B register and stores result at (arget) memory address 15 ANDS A and B register and stores result at (arget) memory address 16 ANDS A and B register and stores result at (arget) memory address 17 ANDS A and B register and stores result at (arget) memory address 1							·
ADD target 9 3 Adds A and 8 register together and stores to A-Register 12 ADC 3 1 Adds A and 8 register together and stores to target memory address 12 ADC 1 ADC							·
ADD target 9 3 Adds A and B register together and stores to (target) memory address ADC target 9 3 Adds A and B register together and stores to A-Register + sets carry flag if A+B-DxFF 14 OR 3 1 ORs A and B register and stores to (target) memory address + sets carry flag if A+B-DxFF 14 OR 3 1 ORs A and B register and stores to (target) memory address + sets carry flag if A+B-DxFF 14 OR 1 arget 9 3 Adds A and B register and stores to A-Register (target) memory address + sets carry flag if A+B-DxFF 14 OR 1 arget 9 3 AMDs A and B register and stores to A-Register 1 and ADD 1 arget 9 3 AMDs A and B register and stores to A-Register 1 ADD 1 arget 9 3 AMDs A and B register and stores to A-Register 1 ADD 1 arget 9 3 AMDs A and B register and stores result in A-Register 1 ADD 1 arget 9 3 AMDs A and B register and stores result in A-Register 1 ADD 1 arget 9 3 AMDs A and B register and stores result in A-Register 1 ADD 1 arget 9 3 AMDs A and B register and stores result in A-Register 1 ADD 1 arget 9 3 AMDS A and B register and stores result in A-Register 1 ADD 1 arget 1 arget 1 arget 1 3 AMDs A and B register and stores result in A-Register 1 ADD 1 arget 1 a						2	·
12 ADC target 9 3 Adds A and B register together and stores to Cargety temory address sets carry flag if A+B-OxFF 14 OR 1 arget 9 3 Adds A and B register together and stores to Cargety memory address sets carry flag if A+B-OxFF 15 OR target 9 3 ORs A and B register and stores to Cargety memory address 16 AND 3 1 ANDS A and B register and stores to Cargety memory address 17 AND target 9 3 ANDS A and B register and stores to Cargety memory address 18 NOT 3 1 Inverts value of A-Register and stores to Cargety memory address 19 NOT target 9 3 Inverts value of A-Register and stores result in A-Register 19 NOT target 9 3 Inverts value of A-Register and stores result in A-Register 19 NOT target 9 3 Inverts value of A-Register and stores result in A-Register 10 XOR 3 1 INVERS A and B register and stores result in A-Register 11 XORS A and B register and stores result in A-Register 12 XOR 1 Arget 9 3 XORS A and B register and stores result in A-Register 13 XOR 1 Arget 9 3 XORS A and B register and stores result in A-Register 14 XOR 1 Arget 9 3 XORS A and B register and stores result in A-Register 15 XOR 1 Arget 9 3 XORS A and B register and stores result in A-Register 16 XOR 1 Arget 9 3 XORS A and B register and stores result in A-Register 17 XOR 1 Arget 9 3 XORS A and B register and stores result in A-Register 18 XOR 1 Arget 9 3 XORS A and B register and stores result at (target) memory address 18 XOR 1 Arget 9 3 XORS A and B register and stores result at (target) memory address 19 XORS A result of Argety 1 A			target				
ADC target 9 3 Adds A and B register together and stores to (target) memory address + sets carry flag if A+B>0xFF 14 OR 3 1 ORs A and B register and stores to A-Register 15 OR target 9 3 ORs A and B register and stores to A-Register 16 AND 3 1 ANDs A and B register and stores to Larget) memory address 17 AND target 9 3 ANDs A and B register and stores to (target) memory address 18 NOT 3 1 Inverts value of A-Register 18 NOT 3 1 Inverts value of A-Register and stores result in A-Register 18 XOR 3 1 Inverts value of A-Register and stores result in A-Register 19 NOT target 9 3 Inverts value of A-Register and stores result in A-Register 10 XOR 1 3 1 XORS A and B register and stores result in A-Register 10 St. 3 1 XORS A and B register and stores to (target) memory address 10 St. 3 1 Shifts bits in A-Register 1 left and stores result in A-Register 10 St. 4 target 9 3 XORS A and B register and stores result in A-Register 10 St. 4 target 9 3 Shifts bits in A-Register 1 left and stores result in A-Register 11 Shifts bits in A-Register 1 left and stores result in A-Register 12 Fessevered 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 13 Fessevered 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 14 Resevered for future revision of Instruction set do not use on GPCV1 chip 15 Fessevered Resevered for future revision of Instruction set do not use on GPCV1 chip 16 Resevered for future revision of Instruction set do not use on GPCV1 chip 17 Fessevered Resevered for future revision of Instruction set do not use on GPCV1 chip 18 Fessevered Resevered for future revision of Instruction set do not use on GPCV1 chip 19 Fessevered Resevered for future revision of Instruction set do not use on GPCV1 chip 20 Fessevered Resevered for future revision of Instruction set do not use on GPCV1 chip 21 Fessevered Resevered for future revision of Instruction set do not use on GPCV1 chip 22 Fessevered Resevered for future revision of Instruction set do not use on GPCV1 chip 2			target				
14 OR target 9 3 ORs A and B register and stores to A Register 15 OR target 9 3 ORs A and B register and stores to (target) memory address 16 AND 1 arget 9 3 ANDs A and B register and stores to (target) memory address 17 AND target 9 3 ANDs A and B register and stores to (target) memory address 18 NOT 3 1 Inverts value of A Register and stores to (target) memory address 19 NOT target 9 3 Inverts value of A Register and stores set lit and A Register 19 NOT target 9 3 Inverts value of A Register and stores set lit and A Register 18 XOR 3 1 XORs A and B register and stores to A Register 18 XOR target 9 3 XORs A and B register and stores to A Register 18 XOR target 9 3 XORs A and B register and stores to A Register 19 St. target 9 3 XORs A and B register and stores result in A Register 10 St. target 9 3 Shifts bits in A Register I left and stores result in A Register 11 St. target 9 3 Shifts bits in A Register I left and stores result in A Register 12 SR 3 1 Shifts bits in A Register I left and stores result in A Register 13 Shifts bits in A Register I left and stores result in A Register 14 SR 4 SR 4 SR 4 SR 5 SR 5 SR 5 SR 5 SR			torgot				
15 OR target 9 3 ORs A and B register and stores to farget) memory address 16 AND 3 1 ANDs A and B register and stores to A-Register 17 AND target 9 3 ANDs A and B register and stores to (target) memory address 18 NOT 3 1 Inverts value of A-Register and stores result in A-Register 19 NOT target 9 3 Inverts value of A-Register and stores result in A-Register 10 NOT target 9 3 Inverts value of A-Register and stores result in Company address 11 A XOR 3 1 XORs A and B register and stores result in Company address 12 A XOR 3 1 XORs A and B register and stores to (target) memory address 13 INVEST A AND B REGISTER AND B			target				
16 AND target 9 3 ANDs A and B register and stores to A-Register 17 AND target 9 3 ANDs A and B register and stores to (larget) memory address 18 NOT 3 1 inverts value of A-Register and stores result in A-Register 19 NOT target 9 3 inverts value of A-Register and stores result in A-Register 18 XOR 3 1 XORs A and B register and stores result in (larget) memory address 18 XOR target 9 3 XORs A and B register and stores to A-Register 18 XOR target 9 3 XORs A and B register and stores to Larget) memory address 10 SL target 9 3 XORs A and B register and stores to target) memory address 11 XORs A and B register and stores result in A-Register 12 SL 3 1 Shifts bits in A-Register 1 left and stores result in A-Register 13 SL target 9 3 XORs A and B register and stores result in A-Register 14 SR 3 1 Shifts bits in A-Register 1 left and stores result in A-Register 15 SR 4 Target 9 3 XORS A and B register 1 left and stores result in A-Register 16 SR 3 1 Shifts bits in A-Register 1 left and stores result in A-Register 17 SR target 9 3 XORS A segment of the property o							8
18 NOT 3 1 Inverts value of A-Register and stores to {target} memory address 19 NOT target 9 3 Inverts value of A-Register and stores result in A-Register 19 NOT target 9 3 Inverts value of A-Register and stores result at {target} memory address 1A XOR 3 1 XORs A and B register and stores result at {target} memory address 1B XOR target 9 3 XORs A and B register and stores to A-Register 1C SL 3 1 Shifts bits in A-Register and stores to target} memory address 1C SL 3 1 Shifts bits in A-Register and stores to target} memory address 1D SL target 9 3 Shifts bits in A-Register I left and stores result in A-Register 1D SL target 9 3 Shifts bits in A-Register I left and stores result in A-Register 1D SL target 9 3 Shifts bits in A-Register I left and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register I right and stores result in A-Register 1F SR target 9 3 Shi			target				
18 NOT target 9 3 inverts value of A-Register and stores result in A-Register 19 NOT target 9 3 inverts value of A-Register and stores result at (target) ememory address 1A XOR 3 1 XORs A and Bregister and stores to (target) ememory address 1B XOR target 9 3 XORs A and Bregister and stores to (target) ememory address 1C SL 3 1 Shifts bits in A-Register 1 left and stores result at (target) ememory address 1D SL target 9 3 Shifts bits in A-Register 1 left and stores result at (target) ememory address 1E SR 3 1 Shifts bits in A-Register 1 left and stores result at (target) ememory address 1E SR 3 1 Shifts bits in A-Register 1 left and stores result at (target) ememory address 1E SR 4 3 1 Shifts bits in A-Register 1 left and stores result at (target) ememory address 20 resevered 9 3 Shifts bits in A-Register 1 left and stores result at (target) ememory address 20 resevered 6 Resevered for future revision of Instruction set do not use on GPCv1 chip 21 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 22 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 23 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 24 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 25 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 26 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 27 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 28 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 20 Resevered 9 Resev							·
19 NOT target 9 3 Inverts value of A-Register and stores result at (target) memory address 1A XOR 3 1 XORs A and B register and stores to A-Register 1B XOR target 9 3 XORs A and B register and stores to Carget) memory address 1C St 3 1 Shifts bits in A-Register 1 eft and stores result in A-Register 1D St target 9 3 Shifts bits in A-Register 1 left and stores result in A-Register 1E SR 3 1 Shifts bits in A-Register 1 eft and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result at (target) memory address 1E SR 3 1 Shifts bits in A-Register 1 right and stores result at (target) memory address 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result at (target) memory address 20 resevered 21 Resevered in future revision of Instruction set do not use on GPCv1 chip 22 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 23 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 24 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 25 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 26 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 27 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 28 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 21 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 22 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 23			target				
1A XOR target 9 3 XORs A and B register and stores to A-Register 1B XOR target 9 3 XORs A and B register and stores to (target) memory address 1C SL 3 1 Shifts bits in A-Register 1 left and stores result in A-Register 1D SL target 9 3 Shifts bits in A-Register 1 left and stores result at (target) memory address 1E SR 3 1 Shifts bits in A-Register 1 left and stores result at (target) memory address 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result at (target) memory address 20 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 21 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 22 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 23 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 24 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 25 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 26 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 27 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 28 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered 8 Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 21 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 22 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 23 resevered 9 Resevered for future revision of Instruction set do not use on GPCv1 chip 24 resevered 9 Resevered for future							
1B XOR target 9 3 XORs A and B register and stores to {target} memory address 1C SL 3 1 Shifts bits in A-Register 1 left and stores result in A-Register 1D SL target 9 3 Shifts bits in A-Register 1 left and stores result in 4 target} memory address 1E SR 3 1 Shifts bits in A-Register 1 left and stores result in 4 target memory address 1F SR target 9 3 Shifts bits in A-Register 1 left and stores result in 4 target memory address 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result and target plemory address in feature revision of Instruction set do not use on GPCV1 chip 1F SE SEVERED 1 SH RESEARCH			target				,
1C SL target 9 3 Shifts bits in A-Register 1 left and stores result in A-Register 1 1D SL target 9 3 Shifts bits in A-Register 1 left and stores result at (target) memory address 1 1E SR 3 1 Shifts bits in A-Register 1 left and stores result at (target) memory address 1 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result at (target) memory address 1 20 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 21 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 22 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 23 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 24 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 25 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 26 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 27 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 28 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 29 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 20 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 20 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 21 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 22 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 23 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 24 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 25 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 1 26 resevered Resevered for future revision of instruction set do not use on GPC							·
1D SL target 9 3 Shifts bits in A-Register 1 left and stores result at {target} memory address 1E SR 3 1 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 20 resevered P Resevered F Resevered for future revision of Instruction set do not use on GPCv1 chip 21 resevered Resevered F Resevered for future revision of Instruction set do not use on GPCv1 chip 22 resevered Resevered F Resevered F Resevered for future revision of Instruction set do not use on GPCv1 chip 23 resevered Resevered Resevered F			target				
1E SR target 9 3 Shifts bits in A-Register 1 right and stores result in A-Register 1F SR target 9 3 Shifts bits in A-Register 1 right and stores result at {target} memory address 20 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 21 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 22 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 23 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 24 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 25 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 26 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 27 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 28 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 29 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 21 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 22 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 23 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 24 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 25 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 26 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 27 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 28 resevered Resevered for future revision of Instruction set do not use on GPCv1 chip 39 JMP target 3-7 3 Jumps to (target) me							· · · · · · · · · · · · · · · · · · ·
1F SR target 9 3 Shifts bits in A-Register 1 right and stores result at {target} memory address 20 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 21 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 22 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 23 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 24 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 25 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 26 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 27 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 28 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 29 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 20 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 21 Resevered for future revision of instruction set do not use on GPCv1 chip 22 Resevered for future revision of instruction set do not use on GPCv1 chip 23 Resevered for future revision of instruction set do not use on GPCv1 chip 24 Resevered for future revision of instruction set do not use on GPCv1 chip 25 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 26 Resevered for future revision of instruction set do not use on GPCv1 chip 27 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 28 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 29 resevered Resevered for future revision of instruction set do not use on GPCv1 chip 29 resevered Resevered for future revision of instruction set do not use on GPCv1 chip			target				
Resevered for future revision of instruction set do not use on GPCv1 chip resevered Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instruction set do not use on GPCv1 chip Resevered for future revision of instr							
Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revisio			target			9	
Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instr							
Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chi							· ·
Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevere							, ,
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set							·
Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revisio							· ·
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set							,
Resevered for future revision of Instruction set do not use on GPCv1 chip resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction se							
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instr							, ,
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set							,
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set							'
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip JMP target 7 3 Jumps to {target} memory address JZE target 3-7 3 Jumps to {target} memory address if zero flag is set JCA target 3-7 3 Jumps to {target} memory address if carry flag is set JEQ target 3-7 3 Jumps to {target} memory address if EQ flag is set JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to							,
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set							'
Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip Resevered for future revision of Instruction set do not use on GPCv1 chip JMP target 7 3 Jumps to {target} memory address Larget 3-7 3 Jumps to {target} memory address if zero flag is set JCA target 3-7 3 Jumps to {target} memory address if carry flag is set JEQ target 3-7 3 Jumps to {target} memory address if EQ flag is set JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to							·
2FreseveredResevered for future revision of Instruction set do not use on GPCv1 chip30JMPtarget73 Jumps to {target} memory address31JZEtarget3-73 Jumps to {target} memory address if zero flag is set32JCAtarget3-73 Jumps to {target} memory address if carry flag is set33JEQtarget3-73 Jumps to {target} memory address if EQ flag is set34JNEtarget3-73 Jumps to {target} memory address if EQ flag is not set35JSRtarget113 Jumps to {target} memory address and puts current memory address on stack to return to							· ·
30 JMP target 7 3 Jumps to {target} memory address 31 JZE target 3-7 3 Jumps to {target} memory address if zero flag is set 32 JCA target 3-7 3 Jumps to {target} memory address if zero flag is set 33 JEQ target 3-7 3 Jumps to {target} memory address if EQ flag is set 34 JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set 35 JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to							
31 JZE target 3-7 3 Jumps to {target} memory address if zero flag is set 32 JCA target 3-7 3 Jumps to {target} memory address if carry flag is set 33 JEQ target 3-7 3 Jumps to {target} memory address if EQ flag is set 34 JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set 35 JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to							·
32 JCA target 3-7 3 Jumps to {target} memory address if carry flag is set 33 JEQ target 3-7 3 Jumps to {target} memory address if EQ flag is set 34 JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set 35 JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to							
33 JEQ target 3-7 3 Jumps to {target} memory address if EQ flag is set 34 JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set 35 JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to							
34 JNE target 3-7 3 Jumps to {target} memory address if EQ flag is not set 35 JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to			target				
35 JSR target 11 3 Jumps to {target} memory address and puts current memory address on stack to return to							
			target				
36 RSR 9 1 Returns from subroutine to memory address on stack			target				
	36	RSR				9	1 Returns from subroutine to memory address on stack