


https://github.com/theguydanish/CM4_MATX
Copyright Oliver Møller/©TheGuyDanish 2020, CERN OHL-P v2


Sheet: /
File: CM4_MATX.sch

Title: CM4_MATX Root Sheet

Size: A4 | Date: 2020-12-14
KiCad E.D.A. kicad (5.1.8)-1

Rev: 0.1
Id: 1/12





https://github.com/theguydanish/CM4_MATX

Copyright Oliver Møller/©TheGuyDanish 2020, CERN OHL-P v2

Sheet: /ATX_PSU/

File: CM4_ATX_PSU.sch

Title: CM4_MATX: ATX PSU Connection


Size: A4


Date: 2020-12-14


Rev: 0.1


KiCad E.D.A. kicad (5.1.8)-1

Id: 3/12









https://github.com/theguydanish/CM4_MATX

Copyright Oliver Møller/©TheGuyDanish 2020, CERN OHL-P v2

Sheet: /PCle_Port_2/

File: CM4_PCLE_Port_2.sch


Title: PCIe x16 – Slot 2

Size: A4 Date: 2020-12-14

KiCad E.D.A. kicad (5.1.8)-1

Rev: 0.1

Id: 7/12



https://github.com/theguydanish/CM4_MATX

Copyright Oliver Møller/©TheGuyDanish 2020, CERN OHL-P v2

Sheet: /PCle_Port1/

File: CM4_PClle_Port1.sch


Title: PCle x16 – Slot 1

Size: A4 Date: 2020-12-14

KiCad E.D.A. kicad (5.1.8)-1

Rev: 0.1

Id: 8/12



https://github.com/theguydanish/CM4_MATX

Copyright Oliver Møller/©TheGuyDanish 2020, CERN OHL-P v2

Sheet: /CM4_USB2_Power/

File: CM4_USB2_Power.sch

Title:


Size: A4

Date: 2020-12-14

Rev: 0.1


KiCad E.D.A. kicad (5.1.8)-1

Id: 10/12



Sheet: /PCIe_PWR/ File: CM4_PCIe_PWR.sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad (5.1.8)-1		Id: 11/12

Addressselection by connecting jumperpads:
 2 and 3 -> 5Eh
 none -> 5Ch
 2 and 1 -> 58h



Sheet: /FanCTRL_MAX6639/
 File: CM4_FanCTRL_MAX6639.sch

Title:

Size: A4
 KiCad E.D.A. kicad (5.1.8)-1

Date:

Rev:

Id: 12/12