



UNIVERSITY OF WASHINGTON

BEE331 LAB 3

<i>2301991</i>	<i>2130474</i>
<i>Jason Truong</i>	<i>Henry Haight</i>

supervised by  
Prof. Joseph DECUIR


August 6, 2024

## CMOS NAND Gate


### Design Objective

In this section we use the CD4007 IC package as a NAND logic gate then testing it with two inputs to create a truth table for the transistors.

### Circuit Diagram and Consturction



(a) NAND Circuit Transistors



(b) NAND Gate From CMOS Transistors

### Measurements

Operation: Describe a simple description of your NAND gate and how it works transistor by transistor (M1, M2, M3, and M4) = Table 1. In the CMOS gate M1 and M3 are PMOSFETs while M2 and M4 are NMOSFETs. Input A controls M1 and M2 while input B controls M3 and M4.

When both inputs are off M2 and M4 are off meaning that the output is not connected to ground. At the same time M1 and M3 are on since they are PMOS because the potential difference of the drain is higher than the source. This creates an output of 5V, which is our on-state voltage, and is the same as VDD.

When only one input is on one of the PMOS transistors is on and only one of the NMOS transistors is on. This completes the circuit from VDD to the output giving us an on state and a 5V output since the circuit is not completed to ground. Only one of the PMOS transistors needs to be on for this connection because they are connected in parallel so either one of them can connect the output to VDD. When both inputs are on the NMOS transistors M2 and M4 and the PMOS transistors are off. This creates a connection between the output and ground giving us an off value of 0V at the output.


1.2.2 Testing: Describe your testing results and insert your Truth Table with voltage outputs and logic levels = ditto. Our results showed that when the two inputs were set to 5V or “on” we saw our output as 0V or “off”. All other inputs showed the output as 5V which is “on” 1.2.3 Describe your test plan and how you would test the NAND gate with two synchronized function generator channels. If you have performed this test, paste a scope shot of the output of the NAND gate with each logic level notated.

## CMOS NOR Gate


### Design Objective

In this section we use the CD4007 IC package as a NOR logic gate then testing it with two inputs to create a truth table for the transistors.

### Circuit Diagram and Consturction



(a) NOR Circuit Transistors



(b) NOR Gate From CMOS Transistors

### Measurements

Design: draw your schematic, how you connect parts of the CD4007, and describe a how it works transistor by transistor (M1, M2, M3, and M4) = Table 2 In the CMOS gate M1 and M3 are PMOSFETs while M2 and M4 are NMOSFETs. Input A controls M3 and M4 while input B controls M1 and M2.

When both inputs are off both PMOS transistors are on because there is enough negative difference between drain and source. There is not enough difference for the NMOS transistors to turn on, so they remain in the off state. This makes the output at 5V or in the “on” state because the circuit is connected to VDD through the PMOS network. When only one input is on one of the PMOS transistors is on and only one of the NMOS transistors is on. This completes the circuit from ground to the output giving us an on state and a 0V. Only one of the NMOS transistors needs to be on for this connection because they are connected in parallel so either one of them can connect the output to ground.

When both inputs are on the NMOS transistors M2 and M4 are on and the PMOS transistors are off. This creates a connection between the output and ground giving us an off value of 0V at the output.

Static test: fill in states in Table 1, ditto

Dynamic test: stimulate the circuit with two square waves, and capture the results.