

	Date
Expt	t. No. Page No.
	EXPERIMENT - 02
	Aim:  Venfication of KVL & KCL using a given Circuit  Apparatus Required: - (Muttism live)  Multimeter (Digital), DC negulated power supply, bread  board, Two 1kD resistant, one 4.7k-2 resistor
(a)	all the voltages encountered as one goes around complete loop is zero.
	$V_1 - R_1 I_1 - R_2 I_2 = 0$ (as shown in Fig 1) $R_2 I_2 - R_3 I_3 = 0$ $V_1 - R_1 I_1 - R_2 I_3 = 0$
(b)	Kirchoff's Current law - KCL states that the algebrac sum of current entering to the point of Node and Current Itaning to that Node is equal to zero.  I, $-I_2 - I_3 = 0$ (as shown in fig.1)
	Observation Table:
	Measured Current and potential:

Teacher's Signature: \_

IKO NO IKO NI 10V (±) (ii) part

Date																			
1 ull	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

Expt. No.

Page No.

	input Voltage V(Volts)	Volte across R, CV,) V	,	9			Current Across R3 (mA)				
	5 V	4.526V	0°480 mV	0.480m1	0.361 mA	0.480mA	0°480 mA				
	10 V	9.04 V	0.961mV	0.961 mV	1-9231mA	0.361 mA	0-961mA				
ů	R <sub>1</sub> = 4.7 K 4.7 i, -  1, -  9.4 i, -  100  VoHage Ac	$f_{0x}$ 1st part $f_{0x}$ 1st part $f_{0x}$ $f$	$R_{3} = 1 \text{ k.c.}$ $\times 2$ $-0$ $-0$ $\downarrow_{1} =$ $V_{1} = 1 \text{ k.c.}$	0.961 mA	1 Ay	0°480 mA					
	Voltage Across R2 : V2 = 12R2 = 0.480 MN PM Voltage Across R3 : V3 = 13R3 = 0.480 MN PM										
	At node	2: I,-									
		(input Volta									

Teacher's Signature: \_

Expt. No.

Page No.

	Calculation P and
	Calculation for 2nd part:
	$R_1 = 4.7 \text{ K}\Omega$ , $R_2 = R_3 = 1 \text{ K}\Omega$
	4.7i, + i2 = 10 X2
-	$i_1 - 2i_2 = 0 - 0$
	9.41 + 21, = 20 - 0 +
-	T
	1, = 20 = 1.92 mA, j2 = 0.961mA
	10.4
	Voltage across R, : VI = i, R, = p. Dy V
	voltage across $R_2$ : $V_2 = i_2 R_2 = 0.961 \text{ mV}$
	voltage across R3: V8 = i3R3 = 0.961 mV
	At node 2: 1,-i2-i3 =0, KCL Proved
1	In first loop: (VI+V2-10) should be 0
	9-04+0.96-10 = 0 , hance, KVL Proved.
	g manage of the traver,
6	Result :-
	At wall Incoming a found to be equal to outpoin a
	At node Incoming Current is found to be equal to outgoing current.
1	The total input trottage is found to be equal to the total voltage drop
7	the Circuit.
	, • •
0 1	All connection should be tight & cornect.
ci	Switch off supply when not in use.
Ü	Reading Should be taken Carefully.
1	learning Outcomes :-
K	ICL & RUL are very impostant in solving the Circuits where dis
i di	



