Data sheet acquired from Harris Semiconductor SCHS211E

## **High-Speed CMOS Logic** 8-Stage Shift and Store Bus Register, Three-State

November 1997 – Revised December 2010

#### Features

- ¥ Buffered Inputs
- ¥ Separate Serial Outputs Synchronous to Both Positive and Negative Clock Edges For Cascading
- **¥ Fanout (Over Temperature Range)** 
  - Standard Outputs......10 LSTTL Loads - Bus Driver Outputs ......15 LSTTL Loads
- ¥ Wide Operating T emperature Rang e . . . -55°C to 125°C
- ¥ Balanced Propagation Delay and Transition Times
- ¥ Signi Cant Power Reduction Compared to LSTTL Logic ICs
- **¥ HC Types** 
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$ at  $V_{CC} = 5V$

#### **¥ HCT Types**

- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,  $V_{IL}$ = 0.8V (Max),  $V_{IH}$  = 2V (Min)
- CMOS Input Compatibility, I<sub>I</sub>  $\leq$  1 $\mu$ A at V<sub>OL</sub>, V<sub>OH</sub>

#### Description

The ÕHC4094and CD74HCT4094 are 8-stage serial shift registers having a storage latch associated with each stage for strobing data from the serial input to parallel buffered three-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the Strobe input is high. Data in the storage register appears at the outputs whenever the Output-Enable signal is high.

Two serial outputs are available for cascading a number of these devices. Data is available at the  ${\sf QS}_1$  serial output terminal on positive clock edges to allow for high-speed operation in cascaded system in which the clock rise time is fast. The same serial information, available at the QS2 terminal on the next negative clock edge, provides a means for cascading these devices when the clock rise time is slow.

#### Ordering Information

TEMP. RANGE (°C)	PACKAGE
-55 to 125	16 Ld CERDIP
-55 to 125	16 Ld PDIP
-55 to 125	16 Ld SOIC
-55 to 125	16 Ld SOIC
-55 to 125	16 Ld SOIC
-55 to 125	16 Ld SOP
-55 to 125	16 Ld TSSOP
-55 to 125	16 Ld TSSOP
-55 to 125	16 Ld TSSOP
-55 to 125	16 Ld PDIP
-55 to 125	16 Ld SOIC
-55 to 125	16 Ld SOIC
-55 to 125	16 Ld SOIC
	(°C)  -55 to 125  -55 to 125

NOTE: When ordering, use the entire part number. The suf esses 96 and R denote tape and reel. The suftex T denotes a small-quantity reel of 250.


#### **Pinout**

CD54HC4094 (CERDIP) CD74HC4094 (PDIP, SOIC, SOP, TSSOP) CD74HCT4094 (PDIP, SOIC)

**TOP VIEW** STROBE 1 16 V<sub>CC</sub> 15 OE DATA 2 14 Q<sub>4</sub> CP 3 13 Q<sub>5</sub> 12 Q<sub>6</sub> Q<sub>1</sub> 5  $Q_2 = 6$ 11 Q<sub>7</sub> 10 QS<sub>2</sub> 9 QS<sub>1</sub> GND 8

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright 🗓 2003, Texas Instruments Incorporated

# Functional Diagram



#### TRUTH TABLE


	INPU	ITS		PARALLEL	OUTPUTS	SERIAL OUTPUTS		
СР	OE	STR	D	Q <sub>0</sub>	Q <sub>n</sub>	QS <sub>1</sub> (NOTE 1)	QS <sub>2</sub>	
1	L	Х	Х	Z	Z	QÕ6	NC	
<b>\</b>	L	Х	Х	Z	Z	NC	Q <sub>7</sub>	
1	Н	L	Х	NC	NC	QÕ6	NC	
1	Н	Н	L	L	Q <sub>n</sub> –1	QÕ6	NC	
1	Н	Н	Н	Н	Q <sub>n</sub> –1	QÕ6	NC	
<u> </u>	Н	Н	Н	NC	NC	NC	Q <sub>7</sub>	

H = High Voltage Level, L = Low Voltage Level, X = DonÕt Care, NC = No charge, Z = High Impedance Off-state,

↑ = Transition from Low to High Level, ↓ = Transition from High to Low.

NOTE:

1. At the positive clock edge the information in the seventh register stage is transferred to the 8th register stage and QS1 output.



## 

#### **Thermal Information**

Package Thermal Impedance, $\theta_{JA}$ (see Note 2):
E (PDIP) Package
M (SOIC) Package73°C/W
NS (SOP) Package
PW (TSSOP) Package
Maximum Junction Temperature (Plastic Package) 150°
Maximum Storage Temperature Range65°C to 150°
Maximum Lead Temperature (Soldering 10s)300°
SOIC - Lead Tips Only)

#### **Operating Conditions**

Temperature Range (T <sub>A</sub> )55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, $V_I,V_O\ldots\ldots\ldots$ 0V to $V_{CC}$
Input Rise and Fall Time
2V
4.5V
6V

CAUTION: Stresses above those listed in OAbsoluteMaximum RatingsÓnay cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### DC Electrical Speci¿cations

		TES CONDI		v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C													
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS												
HC TYPES																								
High Level Input	V <sub>IH</sub>	-	-	2	1.5	ı	-	1.5	-	1.5	_	<b>V</b>												
Voltage				4.5	3.15	-	-	3.15	-	3.15	_	٧												
				6	4.2	1	-	4.2	_	4.2	_	>												
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	_	0.5	_	0.5	V												
Voltage				4.5	_	-	1.35	-	1.35	-	1.35	V												
				6	_	-	1.8	_	1.8	_	1.8	V												
High Level Output	V <sub>OH</sub>	V <sub>OH</sub> V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	_	1.9	_	V												
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	_	V												
omeo Loddo			-0.02	6	5.9	-	-	5.9	-	5.9	-	V												
High Level Output	7		-	-	-	-	-	-	-	-	-	V												
Voltage TTL Loads		,	-4	4.5	3.98	-	-	3.84	-	3.7	-	V												
TTE Educa			-5.2	6	5.48	-	-	5.34	-	5.2	-	V												
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V												
Voltage CMOS Loads							·								0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
OWIGO Educa					0.02	6	_	-	0.1	-	0.1	-	0.1	V										
Low Level Output	7		-	-	_	-	-	-	-	-	-	V												
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V												
112 20003			5.2	6	-	-	0.26	-	0.33	-	0.4	V												
Input Leakage Current	IĮ	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА												
Quiescent Device Current	lcc	V <sub>CC</sub> or GND	0	6	-	ı	8	-	80	-	160	μА												

## DC Electrical Speci¿cations (Continued)

		TES CONDI		V <sub>CC</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES												
High Level Input Voltage	V <sub>IH</sub>	_	-	4.5 to 5.5	2	-	-	2	_	2	-	٧
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	=	3.7	=	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 3)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

#### NOTE:

## **HCT Input Loading Table**

INPUT	UNIT LOADS
D	0.4
CP, OE	1.5
STR	1.0

NOTE: Unit Load is  $\Delta I_{CC}$  limit speci@ed in DC Electrical Table, e.g., 360µA max at 25°C.

## Prerequisite for Switching Speci∂cations

			25	25°C		O 85°C	-55°C T	O 125°C	
CHARACTERISTIC	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES									
CP Pulse Width	t <sub>W</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
STR Pulse Width	t <sub>WH</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	_	ns

<sup>3.</sup> For dual-supply systems theoretical worst case ( $\gamma$  = 2.4V,  $V_{CC}$  = 5.5V) specification is 1.8mA.

## Prerequisite for Switching Speci@cations (Continued)

			25	5°C	-40°C 1	ΓΟ 85°C	-55°C T	O 125°C	
CHARACTERISTIC	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Data Set-up Time	t <sub>SU</sub>	2	50	-	65	-	75	-	ns
		4.5	10	-	13	-	15	-	ns
		6	9	-	11	-	13	-	ns
Data Hold Time	t <sub>H</sub>	2	3	-	3	-	3	-	ns
		4.5	3	-	3	-	3	-	ns
OTD 0 4 T		6	3	-	3	-	3	-	ns
STR Set-up Time	t <sub>SU</sub>	2	100	-	125	-	150	-	ns
		4.5	20	-	25	_	30	_	ns
		6	17	-	21	-	26	-	ns
STR Hold Time	t <sub>H</sub>	2	0	-	0	-	0	-	ns
		4.5	0	-	0	-	0	-	ns
		6	0	-	0	-	0	_	ns
Maximum CP Frequency	f <sub>CL (MAX)</sub>	2	6	-	5	-	4	_	MHz
		4.5	30	_	24	-	20	_	MHz
		6	35	-	28	-	24	_	MHz
HCT TYPES	•		•		•	•	•		•
CP Pulse Width	t <sub>W</sub>	4.5	16	-	20	-	24	-	ns
STR Pulse Width	t <sub>WH</sub>	4.5	16	-	20	-	24	_	ns
Data Set-up Time	t <sub>SU</sub>	4.5	10	-	13	-	15	-	ns
Data Hold Time	t <sub>H</sub>	4.5	4	-	4	-	4	-	ns
STR Set-up Time	t <sub>SU</sub>	4.5	20	-	25	-	30	-	ns
STR Hold Time	t <sub>H</sub>	4.5	0	-	0	-	0	-	ns
Maximum CP Frequency	f <sub>CL (MAX)</sub>	4.5	30	-	24	-	20	-	MHz

## Switching Speci $\cite{l}$ cations Input $t_r$ , $t_f$ = 6ns

		TEST	v <sub>cc</sub>		25°C		-40°C T	O 85°C	-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay Time (Figure 1)	t <sub>PLH,</sub> t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	150	-	190	-	225	ns
CP to QS <sub>1</sub>			4.5	-	-	30	-	38	-	45	ns
		C <sub>L</sub> =15pF	5	-	12	_	-	_	-	_	ns
		C <sub>L</sub> = 50pF	6	-	-	26	-	33	-	38	ns
CP to QS <sub>2</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	135	-	170	-	205	ns
	t <sub>PHL</sub>		4.5	-	-	27	-	34	-	41	ns
		C <sub>L</sub> =15pF	5	-	11	-	-	_	-	_	ns
		C <sub>L</sub> = 50pF	6	-	-	23	-	29	-	35	ns
CP to Q <sub>n</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	195	-	245	-	295	ns
	t <sub>PHL</sub>		4.5	-	-	39	-	49	-	59	ns
			5	-	16	-	-	_	-	_	ns
			6	-	-	33	-	42	-	50	ns
STR to Q <sub>n</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	180	-	225	-	270	ns
	t <sub>PHL</sub>		4.5	-	-	36	-	45	-	54	ns
			6	-	-	31	_	38	_	46	ns

## Switching Speci $\cite{locations}$ Input $t_r$ , $t_f$ = 6ns (Continued)

		TEST	v <sub>cc</sub>		25°C		_40°C T	O 85°C	–55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(S)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Output Enable to Q <sub>n</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
		]	4.5	-	-	35	-	44	-	53	ns
		]	6	-	_	30	-	37	-	45	ns
Output Disable to Qn	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	2	-	-	125	-	155	-	190	ns
			4.5	-	-	25	-	31	-	38	ns
			6	-	-	21	-	26	-	32	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	_	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
		]	6	-	-	13	-	16	-	19	ns
Output Disabling Time	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> =15pF	5	-	10	_	-	-	-	-	ns
Maximum CP Frequency	f <sub>MAX</sub>	C <sub>L</sub> =15pF	5	-	60	_	-	-	-	-	MHz
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	_	_	_	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	C <sub>L</sub> =15pF	5	-	90	-	-	-	-	-	pF
Three-State Output Capacitance	Co	C <sub>L</sub> = 50pF	-	-	-	15	-	15	-	15	pF
HCT TYPES											
Propagation Delay Time (Figure 1)	t <sub>PLH,</sub> t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	_	-	39	-	-	-	_	ns
CP to QS <sub>1</sub>		C <sub>L</sub> =15pF	5	-	16	_	-	-	-	-	ns
CP to QS <sub>2</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	36	-	-	-	-	ns
	t <sub>PHL</sub>	C <sub>L</sub> =15pF	5	-	15	_	-	-	-	-	ns
CP to Q <sub>n</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	43	-	-	-	-	ns
	t <sub>PHL</sub>	C <sub>L</sub> =15pF	5	-	18	-	-	_	-	-	ns
STR to Q <sub>n</sub>	t <sub>PLH,</sub> t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	39	-	-	-	-	ns
Output Enable to Q <sub>n</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	35	-	_	-	_	ns
Output Disable to Q <sub>n</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF	4.5	-	_	35	_	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	-	-	_	ns
Output Disabling Time	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> =15pF	5	-	14	_	-	-	-	-	ns
Maximum CP Frequency	f <sub>MAX</sub>	C <sub>L</sub> =15pF	5	-	60	_	-	-	-	-	MHz
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 4, 5)	C <sub>PD</sub>	C <sub>L</sub> =15pF	5	_	110	-	-	-	-	-	pF
Three-State Output Capacitance	C <sub>O</sub>	C <sub>L</sub> = 50pF	-	-	-	15	-	15	-	15	pF

<sup>4.</sup>  $C_{\mbox{PD}}$  is used to determine the dynamic power consumption, per register.

<sup>5.</sup>  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

## CD54/74HC4094, CD74HCT4094

## Test Circuits and Waveforms





FIGURE 1. DATA PROPAGATION DELAYS, SET-UP AND HOLD TIMES






FIGURE 2. STROBE PROPAGATION DELAYS AND SET-UP AND HOLD TIMES

FIGURE 3. ENABLE AND DISABLE TIMES





4-Feb-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD54HC4094F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC4094F3A	Samples
CD74HC4094E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4094E	Samples
CD74HC4094M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094M96G3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094M96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094NSRE4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4094M	Samples
CD74HC4094PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4094	Samples
CD74HC4094PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HJ4094	Samples
CD74HC4094PWRE4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4094	Samples
CD74HC4094PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ4094	Samples
CD74HCT4094E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4094E	Samples
CD74HCT4094EE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT4094E	Samples
CD74HCT4094M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4094M	Samples
CD74HCT4094M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HCT4094M	Samples
CD74HCT4094ME4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT4094M	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.



www.ti.com

#### PACKAGE OPTION ADDENDUM

4-Feb-2021

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC4094, CD74HC4094:

Catalog: CD74HC4094

Military: CD54HC4094

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com

## **PACKAGE OPTION ADDENDUM**


4-Feb-2021

• Military - QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2020


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficults are nonlinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC4094M96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094M96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094M96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC4094NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC4094PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4094PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC4094PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT4094M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT4094M96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-Dec-2020



\*All dimensions are nominal

All difficults are norminal									
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
CD74HC4094M96	SOIC	D	16	2500	364.0	364.0	27.0		
CD74HC4094M96	SOIC	D	16	2500	333.2	345.9	28.6		
CD74HC4094M96G3	SOIC	D	16	2500	364.0	364.0	27.0		
CD74HC4094M96G4	SOIC	D	16	2500	333.2	345.9	28.6		
CD74HC4094NSR	SO	NS	16	2000	853.0	449.0	35.0		
CD74HC4094PWR	TSSOP	PW	16	2000	853.0	449.0	35.0		
CD74HC4094PWR	TSSOP	PW	16	2000	364.0	364.0	27.0		
CD74HC4094PWRG4	TSSOP	PW	16	2000	853.0	449.0	35.0		
CD74HCT4094M96	SOIC	D	16	2500	333.2	345.9	28.6		
CD74HCT4094M96	SOIC	D	16	2500	364.0	364.0	27.0		

# D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)


#### PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### 14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated