

**HN62304B Series****HN62324B Series**

T-46-13-15

**524288-Word × 8-Bit CMOS Mask Programmable ROM**



HN62304B, HN62324B Series is a 4-Mbit CMOS mask-programmable ROM organized as 524288-word x 8-bits. It can be operated with a battery because of low power consumption. The large capacity of 4M bits is optimum for a kanji character generator.

**Features**

- Single 5 V
- Wired OR is permitted for the output in three states
- TTL compatible
- Address access time: 150/200 ns (max.)
- Low power: Active 100 mW (typ)  
Standby 5  $\mu$ W (typ)
- Byte-Wide Data Organization

**Ordering Information**

Type No.	Address Access Time	Package
HN62304BP	200 ns	600 mil 32-pin
HN62324BP	150 ns	plastic DIP
HN62304BF	200 ns	32-pin
HN62324BF	150 ns	plastic SOP

**Pin Arrangement****Block Diagram**

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

1091

T-46-13-15

**Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Power supply voltage*1	V <sub>CC</sub>	-0.3 to +7.0	V
Terminal voltage*1	V <sub>T</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Operating temperature	T <sub>opr</sub>	0 to +70	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C
Bias temperature	T <sub>bias</sub>	-20 to +85	°C

Note: \*1. With respect to V<sub>SS</sub>.**Recommended Operating Conditions (V<sub>SS</sub> = 0 V, T<sub>a</sub> = 0 to +70°C)**

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input voltage	V <sub>HI</sub>	2.2	—	V <sub>CC</sub> + 0.3	V
	V <sub>LI</sub>	-0.3	—	0.8	V

**DC Characteristics (V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V, T<sub>a</sub> = 0 to +70°C)**

Item	Symbol	Min	Max	Unit	Test Conditions
Power supply current	Active I <sub>CC</sub>	—	50	mA	V <sub>CC</sub> = 5.5 V, I <sub>DOUT</sub> = 0 mA, t <sub>RC</sub> = Min
	Standby I <sub>SA</sub>	—	30	μA	V <sub>CC</sub> = 5.5 V, CE ≥ V <sub>CC</sub> - 0.2 V
Input leak current	I <sub>LI</sub>	—	10	μA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Output leak current	I <sub>LO</sub>	—	10	μA	CE = 2.2 V, V <sub>OUT</sub> = 0 to V <sub>CC</sub>
Output voltage	V <sub>OH</sub>	2.4	—	V	I <sub>OH</sub> = -205 μA
	V <sub>OL</sub>	—	0.4	V	I <sub>OL</sub> = 1.6 mA

**Capacitance (V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V, T<sub>a</sub> = 25°C, V<sub>in</sub> = 0 V, f = 1 MHz)**

Item	Symbol	Min	Max	Unit
Input capacitance*1	C <sub>in</sub>	—	15	pF
Output capacitance*1	C <sub>out</sub>	—	15	pF

Note: \*1. This parameter is sampled and not 100% tested.



AC Operating Characteristics ( $V_{CC} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = 0\text{ to }+70^\circ\text{C}$ )

T-46-13-15

## Test Conditions


Input pulse level: 0.8 to 2.4 V      Output load: 1 TTL gate +  $C_L = 100\text{ pF}$   
 I/O timing reference level: 1.5 V      (including jig capacitance)  
 Input rise/fall time: 10 ns

Item	Symbol	HN62324B		HN62304B		Unit
		Min	Max	Min	Max	
Cycle time	t <sub>rc</sub>	150	—	200	—	ns
Address access time	t <sub>AA</sub>	—	150	—	200	ns
CE access time	t <sub>ACB</sub>	—	150	—	200	ns
OE access time	t <sub>OB</sub>	—	70	—	100	ns
Output Hold Time from Address Change						
	t <sub>DHA</sub>	0	—	0	—	ns
Output Hold Time from CE	t <sub>DHC</sub>	0	—	0	—	ns
Output Hold Time from OE	t <sub>DHO</sub>	0	—	0	—	ns
CE to Output in High Z	t <sub>CHZ</sub> *1	—	70	—	70	ns
OE to Output in High Z	t <sub>OHZ</sub> *1	—	70	—	70	ns
CE to Output in Low Z	t <sub>CLZ</sub>	10	—	10	—	ns
OE to Output in Low Z	t <sub>OLZ</sub>	10	—	10	—	ns

Note: \*1 t<sub>CHZ</sub> and t<sub>OHZ</sub> define the time at which the output goes to the high impedance state and is not referenced to output voltage level.



### Timing Waveform



- Notes: 1. IDHA, IDHC, IDHO; Determined by whichever is faster.  
2. TAA, TACE, TOE; Determined by whichever is slower.  
3. ICLZ, IOLZ; Determined by whichever is slower.