Tiled Matrix Multiplication using Systolic Array

By Krithika Kandasamy, Ram Jaswanth and Disha Gulur




Problem Statement

- The sequential implementation of matrix multiplication is a very timeconsuming task especially for large matrices.
- Systolic Array implementation of matrix multiplication is one approach to gain computational speed-up.
- Our project aims at accelerating matrix multiplication operation of large input matrices – 512x512 matrix multiplication.



Systolic Array Design

Design on paper




HLS Implementation?


- How to implement the processing elements?
- How is data transferred between the processing elements?
- How to overlap the read, write and compute operations of the processing element?




How to implement the processing elements?

C functions translate to modules.





Unrolling is scaling!





Has more meaning in FPGA than instruction-based architectures – Every "instruction" is a separate hardware.



Data transfer between the processing elements

- Synchronous interface
- Asynchronous interface






Data streaming between the PEs




How to overlap execution in the processing element?

Data flow to the rescue!




Pipelining in the function level

Inside the processing element






- Each PE is a function.
- 2D array of streams for data transfer.






Systolic Array Design - Putting it all together

Design on paper (4x4 systolic array)



Reference- <u>Evolutionary Mapping Techniques for Systolic Computing</u> <u>System</u>


HLS Implementation (2x2 systolic array)





Tiling Matrix Multiplication

Output stationary!





BASELINE

```
matrix mul(int MatA DRAM[M][N], int MatB DRAM[N][K], int MatC DRAM[M][K])
     pragma HLS interface m axi depth = 100000 port = MatA DRAM offset = slave bundle = memA
     pragma HLS interface m axi depth = 100000 port = MatB DRAM offset = slave bundle = memB
     pragma HLS interface m_axi depth = 100000 port = MatC_DRAM offset = slave bundle = memC
     pragma HLS interface s axilite port = return
         int MatA[TILE][TILE];
46]
        int MatB[TILE][TILE];
462
        int MatC[TILE][TILE];
        int MatC_partial[TILE][TILE];
        InitC(MatC);
        for (int mt = 0; mt < M; mt = mt + TILE)
467
468
             for (int kt = 0; kt < K; kt = kt + TILE)</pre>
470
               // InitC(MatC);
                 for (int nt = 0; nt < N; nt = nt + TILE)
                     ReadInputs(MatA DRAM, MatB DRAM, MatA, MatB, mt, nt, kt);
                     systolic_array(MatA, MatB, MatC_partial);
                     addC(MatC, MatC partial);
475
                 writeC(MatC, MatC DRAM, mt, kt);
47
478
```

LATENCY ----> 1.8 seconds



Optimization – II Pipeline

```
void ProcessingElement(hls::stream<int>6 a_in, hls::stream<int>6 b_out,
hls::stream<int>6 c_in, hls::stream<int>6 b_out,
hls::stream<int>6 b_in, hls::stream<int>6 b_out,
hls::stream<int>6 b_in, hls::stream<int>6 b_out,
hls::stream<int,
hl
```

- Each PE element performs a matrix multiplication and accumulation operation.
- Within the PE these operations are pipelined across different cycles.



Optimization – II Pipeline + Loop Fusion

- Pipelining is also performed during memory access operations
- Since we use 512 x 512 matrices both the arrays can be accessed in the same loop





Optimization – III Ping Pong Buffers

```
mul(int MatA_DRAM[M][N], int MatB_DRAM[N][K], int MatC_DRAM[M][K])
ragma HLS interface m axi depth = 100000 port = MatA DRAM offset = slave bundle = memA
   ma HLS interface m axi depth = 100000 port = MatB DRAM offset = slave bundle = memB
    HLS interface m_axi depth = 100000 port = MatC_DRAM offset = slave bundle = memC
     HLS interface s axilite port = return
  int MatAO pong[TILE][TILE];
 int MatBO pong[TILE][TILE];
 int MatCO pong[TILE][TILE];
 int MatAO ping(TILE)(TILE);
 int MatBO ping[TILE][TILE];
 int MatCO ping[TILE][TILE];
 int MatC[TILE][TILE];
ragma HLS array partition variable=MatC dim=1 complete
ragma HLS array partition variable=MatC dim=2 complete
    a HLS array partition variable=MatCO ping type= complete
     HLS array partition variable=MatCO pong type= complete
  InitC(MatC):
```

 Ping Pong Buffers are used to overlap read operation(for the next tile) and systolic array (current tile) operation.





Optimization – IV 2 Parallel Systolic Arrays

```
HLS interface m axi depth = 100000 port = MatA DRAM offset = slave bundle = memA
agma HLS interface m axi depth = 100000 port = MatB DRAM offset = slave bundle = memB
ragma HLS interface m axi depth = 100000 port = MatC DRAM offset = slave bundle = memC
ragma HLS interface s_axilite port = return
  int MatAO pong[TILE][TILE];
 int MatBO pong[TILE][TILE];
 int MatCO pong[TILE][TILE];
  int MatAO ping[TILE][TILE];
  int Mat80 ping[TILE][TILE];
  int MatCO ping[TILE][TILE];
  int MatAl ping[TILE][TILE];
  int MatBl ping[TILE][TILE];
 int MatCl ping[TILE][TILE];
 int MatAl pong[TILE][TILE];
  int MatBl pong[TILE][TILE];
 int MatC1 pong[TILE][TILE];
  int MatC[TILE][TILE];
ragma HLS array_partition variable=MatC dim=1 complete
 agma HLS array partition variable=MatC dim=2 complete
     HLS array partition variable=MatCO ping type= complete
     HLS array partition variable=MatCO_pong type= complete
   mm HLS array partition variable=MatCl ping type= complete
     HLS array partition variable=MatCl_pong type= complete
```

```
ReadInputs(MatA_DRAM, MatB_DRAM, MatAO_ping, MatBO_ping, mt, 0, kt);
ReadInputs(MatA_DRAM, MatB_DRAM, MatAl_ping, MatBl_ping, mt, TILE, kt);
        nt nt = 0; nt < N; nt = nt + 2*TILE)
        (nt $ 2 ** 0)
          //Execute from ping buffer
         systolic_array(MatAO_ping, MatBO_ping, MatCO_ping);
          systolic array(MatAl ping, MatBl ping, MatCl ping);
          addC(MatC, MatCO_ping, MatCl_ping);
          //Read pong buffer
            (nt +S*TILE < N )
              ReadInputs(MatA_DRAM, MatB_DRAM, MatAO_pong, MatBO_pong, mt, nt + 2*TILE, kt);
ReadInputs(MatA_DRAM, MatB_DRAM, MatAI_pong, MatBI_pong, mt, nt + 3*TILE, kt);
         //Execute from pong buffer
systolic_array(MatAO pong, MatBO pong, MatCO pong);
          systolic array(MatAl pong, MatBl pong, MatCl pong);
          addC(MatC, MatCO pong, MatCl pong);
          //Read ping buffer
            (nt +3*TILE < N )
              ReadInputs(MatA_DRAM, MatB_DRAM, MatAO_ping, MatBO_ping, st, nt + 2 * TILE, kt);
              ReadImputs(MatA DRAM, MatB DRAM, MatAl ping, MatBl ping, mt, nt + 3 * TILE, kt);
writeC(MatC, MatC DRAM, mt, kt);
```

- Start two systolic arrays at the same time.
- Integrate Ping Pong buffer operation.

LATENCY -----> 0.222 sec (2 Systolic Arrays)



Optimization – V 4 Parallel Systolic Arrays

```
int MatC[TILE][TILE];
InitC(MatC);
   (int mt = 0; mt < M; mt = mt + TILE)
    for (int kt = 0; kt < K; kt = kt + TILE)
        // InitC(MatC);
        for (int nt = 0; nt < N; nt = nt + 4*TILE)
            ReadInputs(MatA_DRAM, MatB_DRAM, MatAO, MatBO, mt, nt , kt);
           ReadInputs(MatA DRAM, MatB DRAM, MatAl, MatBl, mt, nt + TILE, kt);
            ReadInputs (MatA DRAM, MatB DRAM, MatA2, MatB2, mt, nt + 2*TILE, kt);
            ReadInputs(MatA DRAM, MatB DRAM, MatA3, MatB3, mt, nt + 3* TILE, kt);
            systolic array(MatAO, MatBO, MatCO);
            systolic_array(MatA1, MatB1, MatC1);
            systolic_array(MatA2, MatB2, MatC2);
            systolic_array(MatA3, MatB3, MatC3);
            addC(MatC, MatC0, MatC1, MatC2, MatC3);
        writeC(MatC, MatC DRAM, mt, kt);
```

- Start 4 systolic_arrays at the same time.
- Removed the Ping Pong Buffer implementation as the resource utilization is above 100%



Results

Latency of the design

Modules & Loops	Issue Type	Violation	Туре	Distance	Slack	Latency(cycles)	Latency(ns)
▼ ⊚ matrix_mul						22177093	2.220E8
▶ @ matrix_mul_Pipeline_VITIS_LOOP_414_1_VITIS_LOOP_416_2						258	2.580E3
▶ ⊚ ReadInputs						465	4.650E3
▶ 🔯 systolic_array						322	3.220E3
▶ 🔯 systolic_array						322	3.220E3
▶ ⊙ writeC						449	4.490E3
addC						8	80.000
▶ C VITIS_LOOP_475_1					-	22176832	2.220E8

Resource Utilization of the design

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	80	-
FIFO	-	-	-	-	-
Instance	12	1536	346892	360786	0
Memory	8	-	2048	256	0
Multiplexer	-	-	-	6497	-
Register	-	·	24865	-	-
Total	20	1536	373805	367619	0
Available	4032	9216	2592000	1296000	960
Available SLR	1344	3072	864000	432000	320
Utilization (%)	~0	16	14	28	0
Utilization SLR (%)	1	50	43	85	0

➤ Memory access is the bottleneck!



Results

PEs in the initial columns

▼ 🔯 systolic_array	322	3.220E3
▶ ⊚ read_inputAB11	258	2.580E3
● read_inputC12	0	0.0
➤ ProcessingElement13	22	220.000
➤ ProcessingElement14	22	220.000
▶ ⊚ ProcessingElement29	23	230.000
▶ ⊚ ProcessingElement15	23	230.000

PEs in the final rows and columns

r o i rocessingliernentze	73	430.000	73
▶ ⊚ ProcessingElement25	50	500.000	50
▶ ⊚ ProcessingElement26	50	500.000	50
▶ ⊚ ProcessingElement26	51	510.000	51
▶ ⊚ write_resultC269	258	2.580E3	258



Results


```
matrix mul ProcessingElement131 ProcessingElement131 U0(
    .ap clk(ap clk),
    .ap_rst(ap_rst),
    .ap start(ProcessingElement131 U0 ap start),
    .ap done(ProcessingElement131 U0 ap done),
    .ap_continue(ProcessingElement131_U0_ap_continue),
    .ap idle(ProcessingElement131 U0 ap idle),
    .ap ready(ProcessingElement131_U0_ap_ready),
    .a in 07125 dout(a pipes V 7 6 dout),
    .a in 07125 empty n(a pipes V 7 6 empty n),
    .a_in_07125_read(ProcessingElement131_U0_a_in_07125_read),
    .a out 022390 din(ProcessingElement131 U0 a out 022390 din),
    .a out 022390 full n(a pipes V 7 7 full n),
    .a out 022390 write(ProcessingElement131 U0 a out 022390 write),
    .b in 037638 dout(b pipes V 7 6 dout),
    .b in 037638 empty n(b pipes V 7 6 empty n),
    .b in 037638 read(ProcessingElement131 U0 b in 037638 read),
    .b out 054908 din(ProcessingElement131 U0 b out 054908 din),
    .b_out_054908 full_n(b_pipes V_8 6 full_n),
    .b_out_054908_write(ProcessingElement131_U0_b_out_054908_write),
    .c in 0691155 dout(c pipes V 7 6 dout),
    .c in 0691155 empty n(c pipes V 7 6 empty n),
    .c in 0691155 read(ProcessingElement131 U0 c in 0691155 read),
    .c_out_0841412_din(ProcessingElement131_U0_c_out_0841412_din),
    .c_out_0841412_full_n(c_pipes_V_7_7_full_n),
    .c out 0841412 write(ProcessingElement131 U0 c out 0841412 write)
```

A simple instantation of a PE module in the matrix_mul.v module (Verilog)



FPGA Implementation

Implemented 3x3 systolic array



Data flow viewer




FPGA Implementation

Data flow properties

Process (Channel										
Name	Cosim Category	Cosim Read Block Time	Cosim Write Block Time	Cosim Max Depth	Depth	Туре	Sub-Type	BitWidth	Producer	Consumer	Cosim Distribution Graph
C_c_channel	none	0.00%	0.00%			FIFO	TaskLevel	64	entry_proc_U0	write_resultC18_U0	<u>Link</u>
a_pipes_V_0_0	read_block	5.97%	0.00%		10	FIFO	Stream	32	read_inputA6_U0	ProcessingElement9_U0	<u>Link</u>
a_pipes_V_1_0	read_block	15.30%	0.00%		10	FIFO	Stream	32	read_inputA6_U0	ProcessingElement12_U0	Link
a_pipes_V_2_0	read_block	24.25%	0.00%		10	FIFO	Stream	32	read_inputA6_U0	ProcessingElement15_U0	Link
b_pipes_V_0_0	read_block	16.79%	0.00%	1	10	FIFO	Stream	32	read_inputB7_U0	ProcessingElement9_U0	Link
b_pipes_V_0_:	l read_block	35.45%	0.00%		10	FIFO	Stream	32	read_inputB7_U0	ProcessingElement10_U0	<u>Link</u>
b_pipes_V_0_2	2 read_block	54.48%	0.00%		10	FIFO	Stream	32	read_inputB7_U0	ProcessingElement11_U0	Link
c_pipes_V_0_0	none	0.00%	0.00%		15	FIFO	Stream	32	read_inputC8_U0	ProcessingElement9_U0	<u>Link</u>
c_pipes_V_1_0	none	0.00%	0.00%		15	FIFO	Stream	32	read_inputC8_U0	ProcessingElement12_U0	Link
c_pipes_V_2_0	none	0.00%	0.00%		15	FIFO	Stream	32	read_inputC8_U0	ProcessingElement15_U0	Link
a_pipes_V_0_:	l none	0.00%	0.00%	3	10	FIFO	Stream	32	ProcessingElement9_U0	ProcessingElement10_U0	Link


Process Channel			
Name	Cosim Category	Cosim Stalling Time	Cosim Read Block Time
entry_proc_U0	none	0.00%	0.00%
read_inputA6_U0	none	0.00%	0.00%
read_inputB7_U0	none	0.00%	0.00%
read_inputC8_U0	none	0.00%	0.00%
ProcessingElement9_U0	read_block	16.79%	16.79%
ProcessingElement10_U0	read_block	35.45%	35.45%
ProcessingElement11_U0	read_block	54.48%	54.48%
ProcessingElement 12_U0	read_block	16.42%	16.42%
ProcessingElement13_U0	read_block	34.70%	34.70%
ProcessingElement14_U0	read_block	51.49%	51.49%
ProcessingElement15_U0	read_block	24.25%	24.25%
ProcessingElement16_U0	read_block	34.33%	34.33%
ProcessingElement17_U0	read_block	50.37%	50.37%
write_resultC18_U0	read_block	59.33%	59.33%







Waveform viewer for one of the PEs

Activity time Of the PEs








FPGA Implementation - Points to note

- Each stream should have one consumer and one producer.
- Insufficiently sized FIFOs can cause deadlocks



Blocking statement calls – Stall the flow (Can check the Cosim stall

time)

```
if(a_in.empty())
{

a_buffer=0;

}

sec_2_10

a_buffer=0;

}

sec_2_10

sec_
```



Scope for future work

- Address the memory accessing bottleneck using techniques like data packing, ping pong buffers, etc.
- Try implementing a larger systolic array to increase the resource utilization as it is available.
- Scale our design to multiply asymmetric matrices.
- We would like to extend our systolic array implementation to convolution as a follow-on work.

