




CMOS Inverter (NOT Gate) :




3. Junction Field Effect Transistor (JFET):

a. Structure:



Symbol:




$$i_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 (1 + \lambda V_{DS})$$

\uparrow
 $I_D @ V_{GS}=0$

\uparrow
 Pinch-off voltage


Ch. len. modulation parameter

V-I characteristics: n-channel JFET




$$r_o = \frac{1}{\lambda I_{DQ}} = \frac{\partial V_{DS}}{\partial I_D} \bigg|_{V_{GS} = \text{constant}}$$

b) Operation:




4.a. MOSFET amplifier: n-ch (common-source)

i_D V_S V_{GS}




$$g_m = 2\sqrt{K_n I_{Dq}}$$

b.i) Small-signal equivalent circuit: (MOSFET)




ii) Example:



$$V_o = g_m \cdot V_{sg} (r_o // R_D) \quad [\text{o/p v}]$$


$$A_v = \frac{V_o}{V_i} = -g_m (r_o // R_D) \quad [\text{V-gain}]$$

c) Practical Common-Source Amplifier:



Ideally:
 $R_i \approx \infty$
 $R \approx 0$

$r_o \rightarrow \lambda$



$$V_o = -g_m \cdot V_{GS} (r_o // R_D)$$

$$V_{GS} = \left(\frac{R_i}{R_i + R_S} \right) V_i$$


$$A_v = -g_m (r_o // R_D) \left(\frac{R_i}{R_i + R_S} \right) \quad \text{or} \quad -g_m (r_o // R_D)$$

$$R_i = R_1 // R_2$$

$$R_o = r_o // R_D$$

$$g_m = 2K_n (V_{DSQ} - V_{TN}) = 2\sqrt{K_n \cdot i_{DQ}}$$


$$V_{DSQ} = V_{DD} - i_{DQ} (R_D // r_o)$$



$$V_o = -g_m \cdot V_{gs} (R_D \parallel r_o) \quad (\text{or}) \quad -g_m \cdot V_{gs} (R_D \parallel r_o)$$

$$V_i = V_{gs} + (g_m \cdot V_{gs}) R_S = V_{gs} (1 + g_m \cdot R_S)$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m (R_D \parallel r_o)}{1 + g_m \cdot R_S} \approx -\frac{R_D}{R_S}$$




$$V_o = -g_m \cdot V_{gs} \cdot R_D$$


$$A_v = -g_m \cdot R_D$$

d) Frequency response of MOSFET circuits: High freq.

i) High frequency equivalent circuit:




$$C_{GS} \cong C_{GD} \cong \frac{1}{2} \cdot \overbrace{W \cdot L}^{\text{Gate Area}} \cdot C_{ox} \rightarrow \text{Cap. per unit area}$$



$$V_{GS} = V_{GS}' + (g_m \cdot V_{GS}') r_S = (1 + g_m \cdot r_S) V_{GS}'$$

$$i_D = \left(\frac{g_m}{1 + g_m \cdot r_S} \right) V_{GS} = g_m' \cdot V_{GS}$$

ii) Unity gain bandwidth:
(Gain BW product) $f_T = \frac{g_m}{2\pi(C_{GS} + C_{GD})}$
@ gain=1




$$C_M = (1 + g_m \cdot R_D) C_{GD}$$

Current gain:

$$A_i = \frac{I_D}{I_i} \cong \frac{g_m}{j\omega(C_{GS} + C_{GD})}$$

e) Cascode circuit: Multi-stage amplifier:

i)




M1: Common source

M2: Common gate

Purpose: Miller capacitance compensation (increased bandwidth)


ii) Common gate : Impedance transformer:




Looking into 'D': R_S (amplified) by $(g_m \cdot r_o)$
 Looking into 'S': R_D reduced by $(g_m \cdot r_o)$

i) continued

- a) M2 offers low R_i to M1 (looking into 'S')
- b) Gain of M1 stage is reduced $\rightarrow C_{M1} \downarrow \rightarrow f_T \uparrow$
- c) M2 compensates for gain (partially)
- d) M2 is unaffected by C_{M2} since C_{M2} gets charged & discharged through R_D & R_L (if any)



f) Current mirror circuit!



$$I_{D1} = I_{D2}$$

$$V_{DS1} \neq V_{DS2}$$