


# Multi Processing


## Flynn's Taxonomy of Parallel machines.

		Instruction Stream	Data Stream
uniprocessor	SISD	1	1
vector	SIMD	1	> 1
SSE/MMX			
Stream Processor	MISD	> 1	1 (not really used much)
	<u>MIMD</u>	> 1	> 1
	Multi Processor		

Multi Processors need parallel programs



### Centralized Shared Mem



UMA: uniform memory access (time)

SMP: Symmetric Multi Processor,

## Problem with centralized memory

A large memory is slow (access time more)

Memory B/W — all cores try to access one big slow mem

— B/W contention


— accesses get serialized. (queued)

∴ Centralized main memory is not good solution for machines with large no. of cores.

ok for 2 ~ 16 cores.



## Distributed ~~Shared~~ Memory



Core req data → cache → Memory

req data from another core

NIC  
Network Mng

NIC  
Mem  
Cache  
Core

Message Passing Type  
Programs

Scalable Solution  $\rightarrow$  support large # processors.

$\downarrow$   
programmer manages communication explicitly.

In shared mem, this is oblivious to the programmer.

Ex of MP program (message passing)

```
#define ASIZE 1024
```

```
#define Numproc 4
```

```
double myArray (ASIZE/Numproc);
```

```
double mySum = 0; // local sum variable
```

```
for (int i=0; i < ASIZE/Numproc; i++)
```

```
mySum += myArray[i]; // local sum
```

```
if (myPID == 0) {
```

```
for (int p=1; p < Numproc; p++) {
```

```
int pSum; recv (p, pSum);
```

```
mySum += pSum;
```

```
}
```

```
printf("Sum: %.1f\n", mySum);
```

```
}
```

```
else
```

```
send (&, mySum);
```

one  
proc.  
compute  
overall  
sum

$\nwarrow$  assume each  
proc already  
has  
1/4 of  
array

# Shared Mem Program

```
#define ASIZE 1024
#define Numproc 4
shared double array[ASIZE]; ← array in shared mem
shared double allSum = 0;
shared double mutex sumLock;
double shared mySum = 0;
```

job / proc → for(int i = myPID \* ASIZE / Numproc; i < (myPID + 1) \* ASIZE / Numproc; i++)  
mySum += array[i];

i) no send / receive

lock(sumLock);  
allSum += mySum;  
unlock(sumLock); } critical section

ii) no array distribution

if(myPID == 0) printf("Sum: %.1f \n", allSum);

insert a barrier here

Communication  
Data distribution  
HW support

Program Correctness

Program Performance

Message Passing  
Programmer  
Manual

Simple  
(need network HW)

Difficult  
to guarantee

Difficult

↓  
with protection,  
performance also  
comes.

Shared Mem

Auto

Auto

Extensive

Less difficult

Very diff

## Shared Mem HW


Hyperthreading / Simultaneous Multi-threading (SMT)  
using core-level HW to switch among threads  
across clock cycles.

ii) execute multiple thread context in parallel, (saving & restoring registers for thread contexts)




## Performance of Multithreaded code

Processor with no MT support




## chip Multiprocessor (CMP)



More cores (costly)

Fine grained MT (in one core)



alternating (in every cycle) among threads using HW support

Coarsegrain — alternate among threads after multiple cycles, not after every cycle


if one thread has lot of stalls (due to cache miss & other causes)


other threads with 'ready' instructions can fill in the next cycles.

using the underutilized issue slots of the multi-issue 4 way 0-0-0 superscalar processor.

HW cost → fetch stage need to be able to fetch from two PCs.  
Register files → 2 set of Architectural registers.  
Performance almost like CMP, little cost overhead of dependence/priority check during issue slot fill-up.

Normal 0-0-1 multi-issue





## Modifications

