Using compilers for hand to predict branches

Predication:

In modern processors, penalty for mispredicted branch is tage. huge.

A pipeline may be filled with instructions executed in parallel - say a 12 stage pipe with 4 IPC.

the pipe

is wrong.

Workaround - So the work both ways [taken & not taken]

In a branch you always trained exactly 50% of the prediction. executed instruction if you un pudication.


Where useful??

Consider a loop - in every iteration you execute loop insta & also ordaids loop.

- lot of work work loop in deep Better to pudick

For call / return: Unless the call in combitional it in always taken, but hence no point of pudication.

A large if - then - elm



a branch into have the support for a conditional mor Instr

alternate idea

Conditional Mor Simplest pudication - may X X, flag MIPS - MOVZ Rd Rn At $= 7 if (R_t = = 0)$ = there is not Rd = Rs; branching to anywhere. MOVN if (Rt ! = 0) $X = cond? \times 1: \times 2;$ R3 = cond; RI = XI expression result R2 = -- X2 MOVN X, RI, R3 MOVZ X,R2,R3 X86 ! - Mer instructions Example in MOVN/MOVZ BEQZ RI, Elm - ADDI R4, R2, 1 A001 R5, R3, 1 A007 1 12, R2, 1 MOVN R2 Ry R1 INY B END MOV7 R3, R5, R1 Elm: ADOI R3, R3, 1 END! 4 intr Performance 3 Instrum one path 2 insti on other path

comider 50% taken & 50% not taken
2'5 imba + 0.2 × 40
= 10.5 imba en average

Need compiler support for if convenion. Such conversion stegnere non register. A branch hard to pudich as define can be found by profiling - we can perform if enversion convenion. In general can - if can sequines mere instructions. full pudication - make all instrain conditional, this alleviates the problem of requiring mere instructions on extra sugisters. Full predication HW support EX: - ITANIUM ISA

L'every instr has conditioned bits.

6 hits sperify condition. Litella which of 64 suginters (16it) to use to defermine execution.

Example (i) MPEOZ PI, P2 RI pudicate at a insta p, k 12 am always suf phonite if R, = =0, 1; true, 12 falm & vice versa. Earlien

(ii) (PZ) ADDI RZ, RZ, 1 (iii) (e) ADDI R3, R3, 1

Compiler Support for ILP HW Los a limited window of view of the program - rannot track defending beyond the window limited by ROB vize. Co Compiler Las an overall view. True highe Reduction technique: -> ADD R8, R2, R3 ADD R7, R4, R5 R8 = R2 + R3 + R4 + R5 ADD RE, RE, R7 ADD. R8, R2, R3 ADD R8 - R8 , R5 ADD R8 - R8 , R5 2 cycles. Reduction exploit anociatisty of '+'. 3 cycles by compiler \$\phi\$ denstes address In R1. Into releduling Comider a simple Processon, Peop: $A2, \phi(R1)$ w/o R/s & 0-0-0 LW R2, R2, RO ADD support. A2, (A1) 11, 12,4 ADDI BNE RI, R3, LOP 2W -> 2 cycle with rach hit cycli 3 cycle dependency Stall 3 cycles LODI

Stall

Stall

BNE

10

Scanned with CamScanner

equivalent code

100 p:

LW R2, \$\phi(R1)

ADDI R1, R1, 4

ADD R2, R2, R0

SW R2, -4 (R1)

BNE R1, R3, L006

1. LW 2. ADDI

3. ADD

4. Shu

5. SAU

6. SW

7. BNE

Scheduling & If - convenion

left wight =


instra recheduling in individual branches

exec time

right? Cando night? Cando ncheduli inside entim code ntsream

if - convert a loop

A2, \$(R1) after scheduling -> ADDI R1, R1, 4 ADD RZ, RZ, R3 SW RZ, AD(RI) - Intall BNE A1, A5, LOOP A potential if - conversion can eliminate the branch & then some code after BNE can fill in the stall cycle, but as we have seen, if conversion of looks insert I pudicate per iteration which is very cestly. Cansidu a loop which ramtimes execute 104 times but rometions. only once in predication it exponentially pudicates comidenty all the possibilities. . . . Alternative in to anied the loop for (= 1000 1 1 = 0 : 1 - -) for () ! i=i-*) 1 ~ a[i] = a[i]+5; (2+[i]a = [i]a s Alter and at a[:-i] = a[:-i]+5; Lat: "LW "R2, 0(R1) ADD R2, R2, R3 Unruit Look: LW RZ, O(RI) SW R2, 0(R1) NOD R2, R2, R3 , SW , R 2 0 (RI) P-, 14, 19 1004 LW R2, -4(P1) BUE, UT' 62 Feet ADD 12, 12, 1-3 SH R2, -4(R1) No. of imin = 5x1000 = 5000 8-11914 <u>T</u>004 BNE RJ, RS, LOOP No. of inth exection : = #intx x CPJ x Cycle time = 8×500 D: = 4000 Vinner Reducing Look overhead ruduced: may definitely change is



LW RIO, -4(RI) -> parallel load in a rus reginter

loop: 1

 $= \frac{3}{3} = 0.38$ $= \frac{3}{3} = 0.38$ $= \frac{3}{3} = 0.38$ $= \frac{3}{3} = 0.38$ $= \frac{3}{3} = 0.38$

#instr reduced \ — Unralling

cp I reduced \ — mare reheduling

respe due

to unralling.

Downide to Unwalling

Code blooking - invused code rize

What if m. if iterations is unknown, we exit after executing extra instr.

Also, what if no. of iterations in not a multiple of the amount factor.

For call inlining

Fr call

Code parameter set up

for call -

> Fn. . .

preparing In barans is not required with inlining.

- enables instructeduling for larger

Alm, len instr - CPI). Good for small for which have less recept of scheduling inside for body. For call inlining downnize - code blook If too many calls exist - inlining increase instracional very Other IPC enhancing techniques. Doffwar pipelining - think of look as a pipeline -swa[i] -, ADD S, a [iti] LW ALI+27 Value added has been leaded in previous iteration of the loop Triace Schiduling B, -B2 - Bq in common bath B₁ in case of a Jump B₂ B₃ to B₃ undo effect of wang fully optimize + access executed Baric instruction X Blocks proceed, exembe some compensations code. Scanned with CamScanner