

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 131810



Very Low Power/Voltage CMOS SRAM 128K X 8 bit

BS62LV1027

■ FEATURES

• Wide Vcc operation voltage : 2.4V ~ 5.5V

Very low power consumption :

Vcc = 3.0V C-grade : 17mA (@55ns) operating current I- grade : 18mA (@55ns) operating current

C-grade: 15mA (@70ns) operating current I- grade: 15mA (@70ns) operating current

0.1uA (Typ.) CMOS standby current

Vcc = 5.0V C-grade : 46mA (55ns) operating current

I- grade: 47mA (55ns) operating current C-grade: 38mA (70ns) operating current I- grade: 39mA (70ns) operating current 0.6uA (Typ.) CMOS standby current

· High speed access time :

-55 55ns -70 70ns

· Automatic power down when chip is deselected

• Easy expansion with CE2, CE1, and OE options

Three state outputs and TTL compatible

· Fully static operation

Data retention supply voltage as low as 1.5V

■ DESCRIPTION

The BS62LV1027 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.1uA at 3V/25°C and maximum access time of 55ns at 3V/85°C.

Easy memory expansion is provided by an active LOW chip enable $(\overline{CE1})$, an active HIGH chip enable $(\overline{CE2})$, and active LOW output enable (\overline{OE}) and three-state output drivers.


The BS62LV1027 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS62LV1027 is available in DICE form , JEDEC standard 32 pin 450mil Plastic SOP, 300mil Plastic SOJ, 600mil Plastic DIP,8mm x13.4 mm STSOP and 8mmx20mm TSOP.


■ PRODUCT FAMILY

		(ns)		POWER DISSIPATION				
PRODUCT FAMILY	OPERATING TEMPERATURE			STANDBY (ICCSB1, Max)		Operating (Icc, Max)		PKG TYPE
			70ns : 2.7~5.5V	Vcc=5.0V	Vcc=3.0V	Vcc=3V 70ns	Vcc=5V 70ns	
BS62LV1027SC								SOP-32
BS62LV1027TC								TSOP-32
BS62LV1027STC	+0°C to +70°C	2.4V ~ 5.5V	55/70	8.0uA	1.3uA	14mA	38mA	STSOP-32
BS62LV1027PC	1 +0 0 10 +70 0	2.40 ~ 5.50	33/10	0.007	1.504	1 - 1117 (0011171	PDIP-32
BS62LV1027JC								SOJ-32
BS62LV1027DC								DICE
BS62LV1027SI								SOP-32
BS62LV1027TI								TSOP-32
BS62LV1027STI	-40 ° C to +85 ° C	2 4V ~ 5 5V	55/70	20uA	2.5uA	15mA 39	20m /	STSOP-32
BS62LV1027PI	-40 °C to +85 °C	2.40 ~ 5.50	33/70	200A	Z.JuA	IOIIIA	A 39mA	PDIP-32
BS62LV1027JI								SOJ-32
BS62LV1027DI					ĺ			DICE

■ PIN CONFIGURATIONS



■ BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 8-bit words in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.
DQ0-DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE1	CE2	ŌE	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	Х	Х	High 7	1 1
(Power Down)	Х	Х	L	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	Н	L	Н	Н	High Z	I _{cc}
Read	Н	L	Н	L	Dout	I _{cc}
Write	L	L	Н	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +85	°C
T stg	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
I OUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 ° C to +70 ° C	2.4V ~ 5.5V
Industrial	-40 °C to +85 °C	2.4V ~ 5.5V

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not 100% tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = -40°C to + 85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS			MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾			Vcc=3.0V Vcc=5.0V	-0.5		0.8	V
Viн	Guaranteed Input High Voltage ⁽²⁾			Vcc=3.0V Vcc=5.0V	2.0		Vcc+0.3	٧
lıL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vc	С				1	uA
llo	Output Leakage Current	Vcc = Max, CE1= V _{IH} , CE2= V _{IL} , or OE = V _{IH} , V _{IIO} = 0V to Vcc			-	-	1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2.0mA	Vcc = Max, IoL = 2.0mA			-	0.4	٧
Vон	Output High Voltage	Vcc = Min, Iон = -1.0mA		Vcc=3.0V Vcc=5.0V	2.4			V
Icc ⁽⁵⁾	Operating Power Supply	CE1 = V _{IL} , or CE2 = V _{IH} ,	70ns	Vcc=3.0V		1	15	mA
ICC	Current	$I_{DQ} = 0mA, F = Fmax^{(3)}$	70113	Vcc=5.0V	-	ı	39	ША
Iccsb	Standby Current-TTL	<u>CE1</u> = V _{IH} , or CE2 = V _{IL} ,		Vcc=3.0V	-	ı	0.5	mA
ICCSB	Olandby Guilent-TTL	$I_{DQ} = 0mA$		Vcc=5.0V		ı	1.0	111/
ICCSB1 ⁽⁴⁾	Standby Current-CMOS	$\overline{\text{CE1}} \ge \text{Vcc-0.2V} \text{ or CE2} \le 0.$,	Vcc=3.0V		0.1	2.5	uA
ICCSB1	Otaniaby Guitent-GWO3	$V_{IN} \ge Vcc-0.2V$ or $V_{IN} \le 0.2V$	/	Vcc=5.0V	-	0.6	20	u/\


- 1. Typical characteristics are at TA = 25°C.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- 3. Fmax = $1/t_{RC}$.
- 4. IccsB1_Max. is 1.3uA/8.0uA at Vcc=3.0V/5.0V and TA=70°C.
- 5. Icc_Max. is 18mA(@3V)/47mA(@5V) under 55ns operation.

■ DATA RETENTION CHARACTERISTICS (TA = -40°C to + 85°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\label{eq:center_constraints} \begin{array}{ c c } \hline \hline {CE1} \ \ge \ Vcc - 0.2V \ or \ CE2 \ \le \ 0.2V, \\ \hline V_{IN} \ \ge \ Vcc - 0.2V \ or \ V_{IN} \ \le \ 0.2V \end{array}$	1.5			V
I _{CCDR} ⁽³⁾	Data Retention Current	$\label{eq:center_constraints} \begin{array}{ c c c } \hline \hline {CE1} \; \geq \; Vcc \text{ - } 0.2V \text{ or CE2} \; \leq \; 0.2V, \\ \hline V_{IN} \; \geq \; Vcc \text{ - } 0.2V \text{ or } V_{IN} \; \leq \; 0.2V \end{array}$		0.05	0.3	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t _R	Operation Recovery Time	Total National Views	T _{RC} (2)			ns

- 1. Vcc = 1.5V, T_A = + 25°C
- 2. t_{RC} = Read Cycle Time
- 3. IccDR_MAX. is 0.2uA at TA=70°C.

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)





■AC TEST CONDITIONS

(Test Load and Input/Output Reference)

Input Pulse Levels	Vcc / 0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	$C_L = 30pF+1TTL$ $C_L = 100pF+1TTL$

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
XXX	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC ELECTRICAL CHARACTERISTICS (TA = -40°C to + 85°C)


READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			CYCLE TIME : 55ns (Vcc = 3.0~5.5V) MIN. TYP. MAX.		CYCL (Vcc MIN.	UNIT	
t _{avax}	t _{RC}	Read Cycle Time		55			70	 	ns
t _{avqv}	t _{AA}	Address Access Time				55		 70	ns
t _{e1LQV}	t _{ACS1}	Chip Select Access Time	(CE1)	1		55		 70	ns
t _{e2HOV}	t _{ACS2}	Chip Select Access Time	(CE2)	1		55		 70	ns
$\mathbf{t}_{\scriptscriptstyle GLQV}$	t _{oe}	Output Enable to Output Valid		1		30		 40	ns
$\mathbf{t}_{\scriptscriptstyle{E1LQX}}$	t _{clz1}	Chip Select to Output Low Z	(CE1)	10			10	 	ns
t _{e2HOX}	t _{cLZ2}	Chip Select to Output Low Z	(CE2)	10			10	 	ns
$\mathbf{t}_{\scriptscriptstyle GLQX}$	t _{oLZ}	Output Enable to Output in Low Z		10			10	 	ns
t _{e1HQZ}	t _{cHZ1}	Chip Deselect to Output in High Z	(CE1)	-		35		 40	ns
t _{e2HQZ}	t _{cHZ2}	Chip Deselect to Output in High Z	(CE2)	1		35		 40	ns
t _{GHQZ}	t _{onz}	Output Disable to Output in High Z		-		30		 35	ns
t _{axox}	t _{oн}	Data Hold from Address Change		10			10	 	ns

Jan. 2004



■ SWITCHING WAVEFORMS (READ CYCLE)



NOTES:


- 1. WE is high in read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE1}}$ = V_{IL} and CE2= V_{IH}.
- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- 4. $\overline{\mathsf{OE}} = \mathsf{V}_{\mathsf{IL}}$.
- 5. The parameter is guaranteed but not 100% tested.



■ AC ELECTRICAL CHARACTERISTICS (TA = -40°C to + 85°C) WRITE CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		E TIME : c = 3.0~5 TYP.	5.5V)		E TIME = 2.7~5 TYP.	i.5V)	UNIT
t _{AVAX}	t _{wc}	Write Cycle Time	55			70			ns
t _{E1LWH}	t _{cw}	Chip Select to End of Write	55			70			ns
t _{AVWL}	t _{AS}	Address Set up Time	0			0			ns
t _{AVWH}	t _{AW}	Address Valid to End of Write	55			70			ns
t _{wLWH}	t _{wP}	Write Pulse Width	35			50			ns
t _{whax}	t _{wR1}	Write Recovery Time (CE1, WE)	0			0			ns
t _{E2LAX}	t _{wR2}	Write Recovery Time (CE2)	0			0			ns
t _{wLOZ}	t _{whz}	Write to Output in High Z			25			30	ns
t _{DVWH}	t DW	Data to Write Time Overlap	25			30			ns
t _{whdx}	t _{DH}	Data Hold from Write Time	0			0			ns
t _{GHOZ}	t _{OHZ}	Output Disable to Output in High Z			25			30	ns
t _{wHQX}	t ow	End of Write to Output Active	5			5			ns

■ SWITCHING WAVEFORMS (WRITE CYCLE)





WRITE CYCLE2 (1,6)




NOTES:

- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of $\overline{\text{CE1}}$ or $\overline{\text{WE}}$ going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low (\overline{OE} = V_{IL}).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If $\overline{\text{CE1}}$ is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of $\overline{\text{CE1}}$ going low or CE2 going high to the end of write.




■ ORDERING INFORMATION



Note:

BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

■ PACKAGE DIMENSIONS




SYMBOL UNIT	INCH	MM		
A	0.111±0.007	2.821±0.176		
A1	0.009±0.005	0.229±0.127		
A2	0.1055±0.0055	2.680±0.140		
b	0.014 ~ 0.020	0.35 ~ 0.50		
b1	0.014 ~ 0.018	0.35 ~ 0.46		
С	0.006 ~ 0.012	0.15 ~ 0.32		
c1	0.006 ~ 0.011	0.15 ~ 0.28		
D	0.805±0.005	20.447±0.127		
E	0.445±0.005	11.303±0.127		
E1	0.555±0.012	14.097±0.305		
e	0.050±0.006	1.270±0.152		
L	0.033±0.010	0.834±0.25		
L1	0.055±0.008	1.397±0.203		
у	0.004 Max.	0.1 Max.		
θ	0° ~ 10°	0° ~ 10°		

SOP -32





■ PACKAGE DIMENSIONS (continued)



SYMBOL	INCH	ММ	
Α	0.0433± 0.004	1.10± 0.10	
A1	0.004± 0.002	0.10± 0.05	
A2	0.039± 0.002	1.00± 0.05	
ь	0.009± 0.002	0.22± 0.05	
b 1	0.008± 0.001	0.20± 0.03	
c	0.004 ~ 0.008	0.10 ~ 0.21	
c1	0.004 ~ 0.006	0.10 ~ 0.16	
D	0.465± 0.004	11.80± 0.10	
Е	0.315± 0.004	8.00± 0.10	
e	0.020± 0.004	0.50± 0.10	
HD	0.528± 0.008	13.40± 0.20	
L	0.0197 +0.008	0.50 +0.2	
L1	0.0315± 0.004	0.80± 0.10	
у	0.004 Max.	0.1 Max.	
θ	0, ~ 8,	0, ~ 8,	

STSOP - 32





UNIT	INCH	ММ
A	0.0433± 0.004	1.10± 0.10
A 1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.009± 0.002	0.22± 0.05
ь1	0.008± 0.001	0.20± 0.03
c	0.004 ~ 0.008	0.10 ~ 0.21
cl	0.004 ~ 0.006	0.10 ~ 0.16
D	0.724± 0.004	18.40± 0.10
Е	0.315± 0.004	8.00± 0.10
e	0.020± 0.004	0.50± 0.10
HD	0.787± 0.008	20.00± 0.20
L	0.0197 +0.008	0.50 +0.2
Ll	0.0315± 0.004	0.80± 0.10
у	0.004 Max.	0.1 Max.
θ	0, ~ 8,	0, ~ 8,

TSOP - 32

MM(REF)

0.254(MIN)

3.912±0.127

0.457±0.127

1.270±0.127 0.254±0.102

41.910±0.127 15.240±0.254

13.818±0.102

16.510±0.508 3.302±0.254

1.905±0.254

1.778±0.127

2.540(TYP)

INCH(BASE)

0.010(MIN)

A2

В

B1

c

D

E

E1

eВ

L

 \mathbf{s} Q1 0.154±0.005

 0.018 ± 0.005

0.050±0.005

 0.010 ± 0.004

 1.650 ± 0.005

0.600±0.010

0.544±0.004

0.100(TYP)

0.650±0.020


0.130±0.010

0.075±0.010


0.070±0.005




■ PACKAGE DIMENSIONS (continued)



PDIP - 32



Symbol	Dimension in inch		Dimension in mm			
	Min	Nom	Max	Min	Nom	Max
Α	0.128	0.132	0.140	3.25	3.35	3.56
A۱	0.082	_	_	2.08	_	_
A ₂	0.095	0.100	0.105	2.41	2.54	2.67
b	0.016	0.018	0.020	0.41	0.46	0.51
b ₂	0.026	0.028	0.032	0.66	0.71	0.81
С	0.006	0.008	0.012	0.15	0.20	0.30
D	0.820	0.825	0.830	20.83	20.96	21.08
Ε	0.330	0.335	0.340	8.39	8.51	8.63
E ₁	0.295	0.300	0.305	7.49	7.62	7.75
E ₂	0.260	0.267	0.274	6.61	6.78	6.96
e	_	0.050	_	_	1.27	_
S	_	_	0.048	_	_	1.22
У	_	_	0.004		_	0.10
θ	-5*	2*	6.	-5*	2*	6



SOJ - 32

Note:

- DIMENSION D DOES NOT INCLUDE MOLD FLASH, TIE BAR BURRS, AND GATE BURRS. BUT MOLD MISMATCH IS INCLUDED, MOLD FLASH, TIE BAR BURRS. AND GATE BURRS SHALL NOT EXCEED. 006 "PER END. DIMENSION IS DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED. 010" FER SIDE.
- SHALL NOT EXCEED, 0.10° PER SIDE.

 2. DIMENSIONS D AND E1 ARE DETERMINED AT THE OUTERMOST EXTREMES

 OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS,

 GATE BURRS AND INTERLEAD FLASH, BUT INCLUDENC ANY MISMATCH

 BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

 3. DIMENSION S INCLUDES MOLD PROTRUSION. MISMATCH AND SUPPORTING
 BAR BURRS.
- BAR BURK'S.

 DIMENSION be DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION.

 THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE be DIMENSION TO BE
 GREATER THAN .0.37" THE DAMBAR INTRUSION(S) SHALL NOT CAUSE

 THE be DIMENSION TO BE SMALLER THAN .025"