
Simulations with VHDL

Simulations with VHDL

- Testbench
- Analog vs. digital simulation
- VHDL for simulation
 - Simple simulation example
 - wait in process for simulations
 - Delaying signals (after, 'delayed)
 - Text I/O
 - Reporting assert
 - Advanced simulation example
 - Recommended directory structure and example of Makefile for ModelSim
 - The free simulator GHDL


How to simulate – Testbench

- Instantiate the design under test (DUT) into the so called testbench
- All signals to the DUT are driven by the testbench, all outputs of the DUT are read by the testbench and if possible analyzed



- Some subset of all signals at all hierarchy levels can be shown as a waveform
- The simulation is made many times at different design stages functional, after the synthesis, after the placing and routing, sometimes together with the other chips on the board
- Many VHDL constructs used in a testbench can not be synthesized, or are just ignored when trying to make a synthesis

Analog vs. digital simulation



Simple test bench example

```
clock signal
entity tb proc1 is
                     no ports
end tb proc1;
                                        begin
                                        clk <= not clk after 50 ns;
architecture tb of tb proc1 is
component proc1 is
                                        rst n <= '1' after 0 ns,
                                                  '0' after 300 ns,
port (
                               component
declaration
    clk
          : in std logic;
                                                  '1' after 400 ns;
    rst n : in std logic;
    en n : in std logic;
                                        d <= '0' after 0 ns,
    d : in std logic;
                                             '1' after 300 ns,
                                             '0' after 600 ns;
          : out std logic);
end component;
                                        en n <= '0';
signal rst n : std logic;
signal d
             : std logic;
                                        u1: proc1
                                        port map (
                                                              Component
signal en n
             : std logic;
                                            clk
                                                  => clk,
signal q
             : std logic;
                                            rst n => rst n,
                                                              instantiation
             : std logic:= '1';
                                                  => en n,
signal clk
                                            en n
                                                  => d,
 Initial value – only in simulations!
                                                  => q);
                                            q
```

end:

stimuli

wait for simulations

```
process ← no sensitivity list
begin
  wait on clk; \( \subseteq \simeq \) wait until clk'event;
                      —— until event on any signal in the list
  wait on clk, reset;
  wait until clk'event and clk='1'; edge detection
                               boolean expression
  wait until d(0)='1';
  wait for 20 ns; time
  wait until d(4)='0' for 200 ns;
                                      but not more than the
               until the boolean
  wait;
               expression is TRUE
                   for ever, suspend the process
end process;
```

Delaying signals

- There are two possible delay models: inertial (if not specified) and transport
- In the inertial model the pulses with width below the delay are rejected, but the width can be specified independently with reject

```
constant T : time := 2 ns;
     Examples:
                           d(0) <= transport pulse after 2.5*T;</pre>
                           d(1) <= inertial pulse after 2.5*T;</pre>
      SIGNAL after TIME d(2) <= reject 1.25*T inertial pulse after 2.5*T;
                           d(3) <= pulse'delayed(2.5*T); -- uses transport model</pre>
        inertial SIGNAL after TIME ( reject TIME inertial SIGNAL after TIME
                                        2T
                                                               3T
   pulse
                                                                                   d(0)
transport
                                                                                   d(1)
  inertial
                                                                                   d(2)
  reject _
                                                                                   d(3)
'delayed _____
```

Text out in VHDL simulation (example)

```
package to work
use std.textio.all;
use IEEE.std logic textio.all; With text files
                                                                     addr(7:0)
                                                                     clk
file outfile wr : TEXT open write mode is "dm.log";
                                                                     din(15:0)
rst
                                shown here
process(clk)
                                                                     we
    variable outline : line;
    begin
         if clk'event and clk='1' then
             if WE = '1' then
                 WRITE(outline, timecnt);
                 WRITE(outline, string'(" 0x"));
                                                       logging in a text file of
                 hwrite(outline, addr);
                                                       all memory writes
                 WRITE(outline, string'(" 0x"));
                 hwrite(outline, din);
                                                          0.0 \times 00.0 \times 0123
                 WRITELINE(outfile wr, outline);
                                                          1 0 \times 01 0 \times 0000
             end if:
                                                         2.0 \times 01.0 \times 0000
         end if:
                                                          3 0 \times 02 0 \times 2000
    end process;
                                                          4 0 \times 03 0 \times 3000
end:
                                                          5.0 \times 04.0 \times 0000
                                                          6 0xFF 0x00FF
```

8

Text in (example)

```
# we oe addr
process
variable s : line;
                                                   0 0 XXXXXXXX # nothing
                                                   0 1 00000000 # read from addr 0
variable goodw, gooda, goode : Boolean;
variable addrv : std logic vector(addr'range);
                                                   1 1 00000000 # write to addr 0
               : std logic;
                                                   1 0 00000001 # write to addr 1
variable wev
               : std logic;
                                                    1 1 0X000001 # write to undef addr
variable oev
                                                   1 1 00000010 # write to addr 2
begin
    if endfile(infile) then
                                                   1 1 00000011 # write to addr 3
                                                   1 1 00000100 # write to addr 4
                -- stop reading
        wait:
    end if:
                                                   1 1 11111111 # write to addr FF
                                 skip the
    readline(infile, s);
                                                   0 1 00000000 # read from addr 0
                                 comment lines
    if s(s'low) /= '#' then
                                                   0 1 00000001 # read from addr 1
                                                   0 1 00000010 # read from addr 2
        read(s, wev, goodw);
                                 read only in
        read(s, oev, goode);
                                                     1 00000011 # read from addr 3
        read(s, addrv, gooda);
                                                   0 1 00000100 # read from addr 4
        if gooda and goodw and goode then
                                                   1 1 00000001 # write to addr 1
                                                   0 1 00000001 # read from addr 1
            addr <= addrv;
                              copy to signals
                                                   0 - 00000001 # read from addr 1
            we
                                                       00000001 # read from addr 1
                 <= oev;
            oe
                                                   X 0 00000001 # ? from addr 1
            wait until falling edge(clk);
                                                     1 00000001 # read from addr 1
        else
                                                       11111111 # read from addr 1
                  -- stop reading
            wait;
        end if;
    end if:
                addr --- (00
end process;
                  oe
```

Reporting in VHDL simulations – assert

```
function is_1_or_0(src : std_logic_vector) return boolean is
begin
                                                                      Check if all
   for i in src'range loop
                                                                      bits are good:
       if src(i) /= '0' and src(i) /= '1' then return false; end if;
   end loop;
                                                                       '1' or '0'
   return true;
end is 1 or 0;
ram proc: process(clk)
                                     Condition; if not fulfilled, the message after
begin
                                     report will be printed
if we = '1' then
     - synthesis off
      assert is 1 or 0 (addr)
      report "Attempt to write with undefined address"
      severity WARNING;
                                          In the simulator it is possible to
      synthesis on
      mem data(conv integer(addr)) <= din;</pre>
                                          mask/show the messages or to break
                                          the simulation, depending on the
The synthesis tools generally
                                          severity (NOTE, WARNING, ERROR,
ignore the assert, but this can
```

FAILURE)

be specified explicitly

Simulation of the registerfile(1)

```
procedure check read(
LIBRARY IEEE;
                                            clk : in std logic;
USE IEEE.STD LOGIC 1164.ALL;
                                   signal
                                            dout : in std logic vector(Nd-1 downto 0);
USE IEEE.STD LOGIC ARITH.all;
                                   signal
USE IEEE.STD LOGIC UNSIGNED.all;
                                   variable dexp : in std logic vector(Nd-1 downto 0)) is
use std.textio.all;
                                   variable L : line:
use IEEE.std logic textio.all;
                                  begin
                                    wait until falling edge(clk);
                                    if (dexp /= dout) then
entity reg file tb is
generic (Na : Positive := 3;
                                      assert false
        Nd : positive := 16);
                                      report "Unexpected read data"
end reg file tb;
                                      severity WARNING;
architecture sim of reg file tb is
                                      write(L, string'(", expected "));
component reg file is
                                      write(L, dexp);
                                      write(L, string'(", but read "));
generic (Na : Positive := 3;
        Nd : positive := 16);
                                      write(L, dout);
                                      writeline(output, L);
port(
  clk
         : in std logic;
                                    end if;
  rst n : in std logic;
                                                   This procedure is used to
                                  end;
  we
         : in std logic;
                                                   check the read data and to
        : in std logic vector(Na-1 downto 0);
  waddr
         : in std logic vector(Nd-1 downto 0);
  din
                                                   report any errors.
  raddra : in std logic vector(Na-1 downto 0);
              std logic vector(Na-1 downto 0);
  raddrb : in
  rdata : out std logic vector(Nd-1 downto 0);
  rdatb : out std logic vector(Nd-1 downto 0) );
```

end component;

Simulation of the registerfile(2)

```
two dimensional array type
type rftype is array(0 to 2**Na-1) of
        std logic vector(Nd-1 downto 0);
signal din : std logic vector(Nd-1 downto 0);
                                                   all signals in the testbench
signal waddr : std logic vector(Na-1 downto 0);
signal raddra: std logic vector(Na-1 downto 0);
signal raddrb: std logic vector(Na-1 downto 0);
signal rdata : std logic vector(Nd-1 downto 0);
                                                       store here the written data
signal rdatb : std logic vector(Nd-1 downto 0);
signal rst n : std logic;
                                                       in order to compare later
signal clk : std logic:= '1';
signal we
             : std logic;
                                    process
begin
                                      variable rfile : rftype;
    clk <= not clk after 50 ns;
                                      begin
rf: reg file
                                        rst n <= '0';
generic map(Na => Na,
                                        raddra <= (others => '0');
            Nd => Nd
                                        raddrb <= (others => '0');
                                                                          reset
port map(
                                        wait until falling edge(clk);
    clk
            => clk,
                                        wait until falling edge(clk);
the registerfile
            => rst n,
    rst n
                                        rst n <= '1';
            => we,
    we
                                        we <= '1';
                            Write
            => waddr,
    waddr
                                        for i in rftype'range loop
            => din,
    din
                                          waddr <= conv std logic vector(i, waddr'length);</pre>
                            some
    raddra => raddra,
                                                <= conv std logic vector(i + 16*(i+1),</pre>
                                          din
    raddrb => raddrb,
                                                       din'length);
                            simple
    rdata
            => rdata,
                                          wait until falling edge(clk);
    rdatb
            => rdatb);
                            pattern
                                          rfile(i) := din;
                                        end loop;
```

Simulation of the registerfile(3)

```
we <= '0';
     rfile(5) := (others => '0'); -- emulate error, delete later
     for i in rftype'range loop
ead & compare
       raddra <= conv std logic vector(i, raddra'length);</pre>
       check read(clk, rdata, rfile(i));
     end loop;
     for i in rftype'range loop
       raddrb <= conv std logic vector(i, raddrb'length);</pre>
       check read(clk, rdatb, rfile(i));
    end loop;
     wait until falling edge(clk);
     rst n <= '0';
     for i in rftype'range loop
reset
       rfile(i) := (others => '0');
     end loop;
     wait until falling edge(clk);
    rst n <= '1';
     for i in rftype'range loop
& compare
       raddra <= conv std logic vector(i, raddra'length);</pre>
       check read(clk, rdata, rfile(i));
     end loop;
     for i in rftype'range loop
       raddrb <= conv std logic vector(i, raddrb'length);</pre>
read
       check read(clk, rdatb, rfile(i));
    end loop;
     wait;
    end process;
 end;
```

Read all from port A, then from port B, the procedure check_read waits for one clock period and reports any errors observed.

Read again after the reset to check if all registers are cleared.

Functional simulation – directory structure

- Store the project files in a clear structure
- Do not mix your sources with any other files created by some simulation or synthesis tool
- Try to use scripts or Makefile(s), instead of GUI

This is only an example! It will be extended later

© V. Angelov VHDL Vorlesung SS2009

14

Functional simulation - example of ModelSim Makefile

```
# The top level design name
design=cnt3
# The source file(s), the last is the top
src files=../SRC/my and.vhd ../SRC/my or.vhd ../SRC/cnt2bit.vhd ../SRC/$(design).vhd
# The testbench file(s), the last is the top
testbench=./SRC/clk gen.vhd ./SRC/$(design) tb.vhd
# Compile the sources for functional simulation
functional: $(src files)
                                                       For larger designs use a
         vlib $@
         vcom -quiet -93 -work $@ $(src files) -
                                                      separate compile script
# Functional Simulation
simfun: $(testbench) functional
         vmap libdut functional
         rm -rf work
         vlib work
         vcom -quiet -93 -work work $(testbench)
         vsim 'work.$(design) tb' -t 1ns -do 'wave fun.do'
# Clean all library directories
clean:
         rm -rf functional work modelsim.ini transcript vsim.wlf
.PHONY: simfun clean
```

Free VHDL simulator – GHDL (example)

ghdl gtkwave

Analyze the source file(s):

ghdl -a <design>.vhd

• Analyze the testbench file(s):

ghdl -a <design> tb.vhd

Generate executable file:

ghdl -e <design> tb

Run the simulation:

View the waveform:

gtkwave <design> tb.vcd

options to use the
std_logic_arith
--ieee=synopsys
-fexplicit

Value Change Dump (VCD)

© V. Angelov VHDL Vorlesung SS2009