LM018L

- 40 Character x 2 lines
- Built-in control LSI HD44780 type (see page 23)
- +5V single power supply

MECHANICAL DATA (Nominal dimensions)

Module size 182W x 35.5H (max.) x 13D (max.) mm
Effective display area 154.4W x 15.8H mm
Character size (5 x 7 dots) $\dots \dots 3.2W \times 4.85H \text{ mm}$
Pitch
Dot size 0.6W x 0.65H mm
Weight about 65g

ABSOLUTE MAXIMUM RATINGS

min.	max.
Power supply for logic $(V_{DD} - V_{SS}) \dots 0$	7.0V
Power supply for LCD drive $(V_{DD} - V_{O}) \dots 0$	13.5V
Input voltage $(V_i) \dots V_{SS}$	$V_{DD}V$
Operating temperature (Ta) 0	50°C
Storage temperature (Tstg)20	70°C

ELECTRICAL CHARACTRISTICS

$Ta=25^{\circ}C$, $V_{DD}=5.0V\pm0.25V$
Input "high" voltage (V _{iH}) 2.2V min.
Input "low" voltage (V _{iL}) 0.6V max.
Output high voltage (V _{OH}) (-I _{OH} =0.2mA) 2.4V min.
Output low voltage $(V_{OL}) (I_{OL}=1.2mA) \dots 0.4V max$.
Power supply current (I_{DD}) (V_{DD} =5.0V) 1.0 mA typ.
3.0mA max.
Power supply for LCD drive (Recommended) $(V_{DD} - V_{O})$
Du=1/16
at Ta=0°C4.6 V typ.
at Ta=25°C
at $Ta=50^{\circ}C$

OPTICAL DATA See page 8


INTERNAL PIN CONNECTION

Pin No.	Symbol	Level	Function		
1	V _{SS}	_	0V		
2	V _{DD}	_	+5V	Power supply	
3	Vo	_	, -		
4	RS	H/L	L: Instruction H: Data input	on code input ut	
5	R/W	H/L	H: Data read (LCD module→MPU) L: Data write (LCD module←MPU)		
6	E	H, H→L	Enable signa	l	
7	DB0	H/L			
8	DB1	H/L			
9	DB2	H/L			
10	DB3	H/L	Data bus line		
11	DB4	H/L		, Note (2)	
12	DB5	H/L			
13	DB6	H/L			
14	DB7	H/L			


Note:


In the HD44780, the data can be sent in either 4-bit 2-operation or 8-bit 1-operation so that it can interface to both 4 and 8 bit MPU's.


- (1) When interface data is 4 bits long, data is transferred using only 4 buses of DB₄ ~ DB₇ and DB₀ ~ DB₃ are not used. Data transfer between the HD44780 and the MPU completes when 4-bit data is transferred twice. Data of the higher order 4 bits (contents of DB₄ ~ DB₇ when interface data is 8 bits long) is transferred first and then lower order 4 bits (contents of DB₀ ~ DB₃ when interface data is 8 bits long).
- (2) When interface data is 8 bits long, data is transferred using 8 data buses of $DB_0 \sim DB_2$.











TIMING CHARACTERISTICS

Item	Symbol	Test condition	min.	typ.	max.	Unit
Enable cycle time	t _{cyc}	Fig. 5, Fig. 6	1.0	_		μs
Enable pulse width	P _{wEH}	Fig. 5, Fig. 6	450	_		ns
Enable rise/fall time	t _{Er} , t _{Ef}	Fig. 5, Fig. 6	_	_	25	ns
RS, R/W set up time	t _{AS}	Fig. 5, Fig. 6	140	- <u>-</u>	_	ns
Data delay time	t _{DDR}	Fig. 6	_	-	320	ns
Data set up time	t _{DSW}	Fig. 5	195	-	_	ns
Hold time	t _H	Fig. 5, Fig. 6	20	_	-	ns

