CS 303 Logic & Digital System Design

Ömer Ceylan





Chapter 7 Part I

Memory & Programmable Logic

. Sabancı . Universitesi



- A device
 - to which binary data is transferred for storage and
 - from which data is available when needed for processing
- When data processing takes place
 - data from the memory is transferred to selected register in the processing unit
 - Intermediate and final results obtained in the processing unit are transferred back to the memory for storage

Memory Unit

- Used to communicate with an input/output device
 - binary information received from an input device is stored in memory
 - information transferred to an output device is taken from memory
- A collection of cells capable of storing a large quantity of binary information
- Two types
 - RAM (random-access memory)
 - ROM (read-only memory)

Classification

RAM

- We can read stored information (<u>read</u> operation)
- Accepts new information for storage (<u>write</u> operation)
- Perform both read and write operation

ROM

- only performs read operation
- existing information cannot be modified
- "Programming" the device
 - specifying the binary information and storing it within the programmable device
- a.k.a. programmable logic device



Programmable Logic Devices

- PLD
 - ROM is one example
 - Programmable Logic Array (PLA)
 - Programmable Array Logic (PAL)
 - Field Programmable Gate Array (FPGA)
- PLD is
 - an integrated circuit (IC) with internal logic gates
 - Interconnection between the gates can be programmed through fuses
 - At the beginning they are all intact
 - By programming we remove some of them, while keeping the others



Random Access Memory (RAM)


- RAM: the reason for the name
 - The time it takes to transfer information to or from any desired random location is always the same.

Word

- group of bits in which a memory unit stores information
- At one time, memory move in and out certain number of bits
- 8 bit byte
- 16 bit
- **32** bit
- Capacity is usually given in number of bytes



Block diagram






- A memory unit is specified by
 - the number of words it contains
 - 2. number of bits in each word
- Each word (or location for a word) in memory is assigned an identification number
 - address
 - 0 to 2^k-1
- Selection
 - selection process to read and write a word is done by applying k-bit address to the address lines
 - A decoder accepts the address and selects the specified word in the memory



Memory Map and Address Selection





Write and Read Operations

- Write
 - transfer in
- Read
 - transfer out
- Steps for write operation
 - 1. Apply the binary address of the desired word to the address lines
 - 2. Apply the data word that is be stored in memory to the data input lines
 - 3. Activate the "write" input
- Steps for read operation
 - 1. Apply the binary address of the desired word to the address lines
 - 2. Activate the "read" input
 - The desired word will appear on the (data) output lines
 - reading does no affect the content of the word






Control Inputs to Memory Chip

- Commercial memory components usually provide a "memory enable" (or "chip select") control input
- memory enable is used to activate a particular memory chip in a multi-chip implementation of a large memory

Memory Enable	Read/Write	Memory Operation
0	X	None
1	0	write
1	1	read



- Memory does not have to use an internal clock
 - It only reacts to the control inputs, e.g., "read" and "write"
 - operation of a memory unit is controlled by an external device (e.g. CPU) that has its own clock
- Access time
 - the time required to select a word and read it
- Cycle time
 - the time required to complete a write operation






■ CPU clock: 2 GHz

CPU must devote three clock cycles for each write operation

Cycle time: 1.25 ns






■ CPU clock: 2 GHz

The desired word appears at output, 1.25 ns after memory enable is activated

Access time: 1.25 ns



Types of Memory 1/2

RAM

- access time is always the same no matter where the desired data is actually located
- Sequential-access memory
 - Access time is variable
 - e.g., magnetic disks, tapes

RAM

- SRAM (static RAM)
 - latches, stores information as long as power is on
- DRAM (dynamic RAM)
 - information is stored as charge on a capacitor
 - refreshing is necessary due to discharge


Types of Memory 2/2

- Volatile memory
 - When the power is turned off, the stored information is lost
 - RAM (SRAM or DRAM)
- Nonvolatile memory
 - retains the stored information even after removal of power
 - magnetic disks
 - data is represented as the direction of magnetization
 - ROM
 - programs needed to start a computer are kept in ROM







Equivalent logic of a memory cell for storing one bit of information















- Physical construction
 - Capacity of thousands of words
 - each word may range from 1 to 64 bits
- Example:
 - We have memory chips of 1024×4
 - Logical construction: 1024×8



*

Combining Memories




Coincident Decoding

- A memory with 2^k words requires a k × 2^k decoder
- k × 2^k decoder requires 2^k AND gates with k inputs per gate
- There are ways to reduce the total number of gates and number of inputs per gate
- Two dimensional selection scheme
 - Arrange the memory words in a two-dimensional array that is as close as possible to square
 - Use two k/2-input decoders instead of one k-input decoder.
 - One decoder performs the row selection
 - The other does the column selection

*

Example: Coincident Decoding








- SRAM memory is expensive
 - One cell typically contains four to six transistors
 - Usually used for on-chip <u>cache memories</u> and embedded systems (cameras, smart phones, etc.)
- DRAM is much less expensive
 - One MOS transistor and a capacitor
 - Four times the density of SRAM in a given chip area
 - cost per bit storage is three to four times less than SRAM
 - low power requirement
 - Perfect technology for large memories such as <u>main memory</u>
 - Most DRAMs have short word sizes




DRAMs and Address Multiplexing

- In order to reduce number of pins on a memory chip, the same pins are used for both row and column addresses
- Example: 1 GB DRAM



*

DRAMs and Address Multiplexing





Read-Only Memory

ROM

- memory device in which permanent binary information is stored
- Binary information is programmed into the device
- It then is embedded in the unit to form the required interconnection

pattern

nonvolatile

Block diagram




- no data inputs
- enable inputs
- three-state outputs



Programming input

Example: ROM





Example: ROM

- Number of connections
 - 32 × 8 ROM has 32 × 8 = 256 internal connections
- In general
 - 2^k × n ROM will have a k × 2^k decoder and n OR gates
 - Each OR gate has 2^k inputs
 - inputs of every OR gate are initially connected to each output of the decoder
- These intersections are programmable
 - they are initially closed (connected to the input of OR gate)
 - A fuse is used to connect two wires
 - During programming, some of these fuses are blown by applying high voltage.

Programming ROM


Internal storage specified by a table

■ Example: 32 × 8 ROM

Inputs								Out	puts			
I ₄	I_3	l ₂	I ₁	I_0	A ₇	A_6	A_5	A_4	A_3	A_2	A_1	A_0
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	1	1	0	1	1	0	0	1	0
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1

Programming ROM

Inputs								Out	puts			
I_4	l ₃	I ₂	I ₁	I_0 A_7 A_6 A_5 A_4 A_3 A_2						A ₁	A_0	
0	0	0	0	0	1	0	1	1	0	1	1	0





Combinational Circuit Design with ROM


- Formerly,
 - we have shown that a $k \times 2^k$ decoder generates 2^k minterms of k input variables
- Furthermore,
 - by inserting OR gates to sum these minterms, we were able to realize any desired combinational circuit.
- A ROM is essentially a device that includes both the decoder and the OR gates within a single device.
 - first interpretation: a memory unit that stores words



Combinational Circuit Design with ROM

ROM (cont.)

 Second interpretation: a programmable device that can realize any combinational circuit





Combinational Circuit Design with ROM


Example: Truth table

	Inputs	6	Outputs							
A_2	A_1	A_0	B ₅	B_4	B_3	B_2	B ₁	B_0		
0	0	0	0	0	0	0	0	0		
0	0	1	0	0	0	0	1	1		
0	1	0	0	0	0	1	0	0		
0	1	1	0	0	1	0	1	0		
1	0	0	0	1	0	0	0	0		
1	0	1	0	1	1	0	0	1		
1	1	0	1	0	0	1	1	1		
1	1	1	1	1	0	0	0	1		



Example: Design with ROM

8 x 6 ROM would suffice




	nput	S	Outputs						
A_2	A ₁	A_0	B ₅	B_4	B_3	B_2	B ₁	B_0	
0	0	0	0	0	0	0	0	0	
0	0	1	0	0	0	0	1	1	
0	1	0	0	0	0	1	0	0	
0	1	1	0	0	1	0	1	0	
1	0	0	0	1	0	0	0	0	
1	0	1	0	1	1	0	0	1	
1	1	0	1	0	0	1	1	1	
1	1	1	1	1	0	0	0	1	

ROM Truth Table





Example: Design with ROM



	Input	S	Outputs								
A_2	A_1	A_0	B ₅	B_4	B_3	B_2	B ₁	B_0			
0	0	0	0	0	0	0	0	0			
0	0	1	0	0	0	0	1	1			
0	1	0	0	0	0	1	0	0			
0	1	1	0	0	1	0	1	0			
1	0	0	0	1	0	0	0	0			
1	0	1	0	1	1	0	0	1			
1	1	0	1	0	0	1	1	1			
1	1	1	1	1	0	0	0	1			

Types of ROM 1/2

- Programming can be done in different ways
 - Mask programming:
 - customer provides the truth table
 - manufacturer generates the mask for the truth table
 - can be costly, since generating a custom mask is charged to the customer.
 - economical only if a large quantity of the same ROM configuration is to be ordered.
 - Field Programmable
 - Programmable ROM (PROM):
 - Customer can program the ROM by blowing fuses by applying high voltage through a special pin
 - Special instrument called <u>PROM programmer</u> is needed.

Types of ROM 2/2


- Programming ROM and PROMs is irreversible.
- Erasable PROM (EPROM)
 - can be programmed repeatedly.
 - EPROM is placed under a special ultra-violet light for a given period of time
 - At the end, the former program is erased
 - After erasure, EPROM becomes ready for another programming
- Electronically erasable PROM (EEPROM or E²PROM)






Programmable Logic Devices

- EPROM is an example of combinational programmable logic device (PLD)
- Configuration of PROM




Other PLDs

Two other types



Programmable Logic Array (PLA)




Programmable Array Logic (PAL)






Programmable Logic Array (PLA)



- Similar to PROM
- However, PLA does not generate all the minterms
- Decoder is replaced by an array of AND gates
 - can be programmed to generate any product term of input variables
- The product terms are then connected to OR gates
 - that provide the sum of products





PLA Programming Table

$$F_1 = (A + B'C')'$$

$$F_3 = B'C' + AB$$

$$F_2 = AC' + AB$$

$$F_4 = B'C + A$$

					Outputs				
		nput	S						
Product Term	А	В	С	F ₁	F ₂	F ₃	F ₄		
1									
2									
3									
4									
5									

Size of PLA

- Specified by
 - number of inputs, number of product terms, number of outputs
- A typical IC PLA (F100)
 - 16 inputs, 48 product terms, and 8 outputs
- n input, k product terms, m output PLA has
 - k AND gates, m OR gates, m XOR gates
 - 2n x k connections between input and the AND array
 - k × m connections between the AND and OR arrays
 - 2m connections associated with XOR gates
 - (2n × k + k × m + 2m) connections to program

Programming PLA

Optimization

- number of literals in a product term is not important
- When implementing more than one function, functions must be optimized together in order to share more product terms
 - multiple output optimization (espresso)
- both the true and complement of each function should be simplified to see which one requires fewer number of product terms


http://web.eecs.umich.edu/~ksewell/espresso/



Example: Programming PLA


Two functions

- F_1 (A, B, C) = Σ (0, 1, 2, 4)
- F_2 (A, B, C) = Σ (0, 5, 6, 7)



$$F_1 = A'B' + A'C' + B'C'$$

$$F_1 = (AB + AC + BC)'$$



$$F_2 = AB + AC + A'B'C'$$

$$F_2 = (A'C + A'B + AB'C')'$$



Example: Programming PLA

PLA programming table


$$F_1 = (AB + AC + BC)'$$

$$F_2 = AB + AC + A'B'C'$$

				Outputs		
			Inputs	С	Т	
	Product Term	А	В	С	F ₁	F ₂
AB	1	1	1	-	1	1
AC	2	1	-	1	1	1
BC	3	-	1	1	1	-
A'B'C'	4	0	0	0	-	1



Programmable Array Logic (PAL)




Programmable Array Logic (PAL)

- Easier to program than PLA
- But, not as flexible
- A typical PAL
 - 8 inputs, 8 outputs, 8-wide AND-OR array





Example: PAL



Design with PAL


- Each Boolean function must be simplified to fit into each section.
- Product terms cannot be shared among OR gates
 - Each function can be simplified by itself without regard to common product terms
- The number of product terms in each section is fixed
 - If the number of product terms is too many, we may have to use two sections to implement the function.



- Four functions
 - $A(x, y, z, t) = \sum (2, 12, 13)$
 - B(x, y, z, t) = Σ (7, 8, 9, 10, 11, 12, 13, 14, 15)
 - $C(x, y, z, t) = \sum (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$
 - $D(x, y, z, t) = \sum (1, 2, 8, 12, 13)$
- First step is to simplify four functions separately
 - A = xyz' + x'y'zt'
 - \blacksquare B = x + yzt
 - C = x'y + zt + y't'
 - D = xyz' + x'y'zt' + xy't' + x'y'z't



A = xyz' + x'y'zt' B = x + yztC = x'y + zt + y't' D = xyz' + x'y'zt' + xy't' + x'y'z't = A + xy't' + x'y'z't






■ D = A + xy't' + x'y'z't

Product		А	ND In	puts		
Term	Х	у	Z	t	F ₁	Outputs
1	1	1	0	-	-	A = = = = 1 = = 1 = 1 = 1
2	0	0	1	0	-	$A = F_1 = xyz' + x'y'zt'$
3	-	-	-	-	-	
4	1	•	-	-	-	
5	-	1	1	1	-	$B = F_2 = x + yzt$
6	-	ı	ı	-	-	
7	0	1	-	-	-	
8	-	ı	1	1	-	$C = F_3 = x'y + zt + y't'$
9	-	0	ı	0	-	
10	-	-	-	-	1	
11	1	0	-	0	-	$D = F_4 = F_1 + xy't' + x'y'z't$
12	0	0	0	1	-	








PAL: BCD to 7-Segment-Display Decoder

■ $(ABCD)_{10}$ → (abcdefg)

Α	В	С	D	a	b	С	d	е	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
X	X	X	X	Χ	X	X	X	X	X	Χ






- PAL: BCD to 7-Segment-Display Decoder

- $(ABCD)_{10} \rightarrow (a b c d e f g)$
- a = A + BD + C + B'D'
- b = C'D' + CD + B'
- c = B + C' + D
- d = B'D' + CD' + BC'D + B'C + A
- e = B'D' + CD'
- f = A + C'D' + BD' + BC'
- g = A + CD' + BC' + B'C
- we need 4 inputs, 7 outputs,
 at most 5 product terms per output
- P16H8: 10 inputs, 8 outputs,7 product terms per output.

P14H8: 14 inputs, 8 outputs (2 have four product terms, 6 have 2 product terms)





- 7-Segment-Display Decoder

Different way to optimize

■ multiple output optimization → espresso supports this

•
$$a = BC'D + CD + B'D' + A + BCD'$$

$$c = B'C' + BC'D + C'D' + CD + BCD'$$

$$= d = B'C + BC'D + B'D' + BCD' + A$$

•
$$g = BD' + B'C + A + BC'D$$

9 product terms in total

(previous one has 15)

$$- a = A + BD + C + B'D'$$

$$-b = C'D' + CD + B'$$

$$-c = B + C' + D$$

$$- d = B'D' + CD' + BC'D + B'C + A$$

$$- e = B'D' + CD'$$

$$- f = A + C'D' + BD' + BC'$$

$$-g = A + CD' + BC' + B'C$$