


SIZE	QTY	SYM	PLATED	TOL
0.06496	4	+	YES	+/-0.003
0.12795	4	X	NO	+/-0.003
0.03819	16		YES	+/-0.003
0.187	4 60 40 8	\Diamond	NO	+/-0.003
0.01		\boxtimes	YES	+/-0.003
0.035		\bowtie	YES	+/-0.003
0.063		+*	YES	+/-0.003
0.07	2	+	NO	+/-0.003
0.02	24	4	YES	+/-0.003
0.056	16	+D	YES	+/-0.003


REVISION HISTORY				
EC0	REV	DESCRIPTION	APP. ENG.	DATE
-	1	2ND PROTOTYPE	CUYLER L.	06-15-15

LAYER STRUCTURE



NOTES: UNLESS OTHERWISE SPECIFIED

- 1. FAB PER IPC-A-600.
- 2. MATERIAL: -LEAD FREE ASSEMBLY COMPLIANT, ISOLA FR-370HR OR EQUIVALENT.
 - -FINISHED THICKNESS TO BE 0.062" +/- .005"
 - -TOTAL OF 2 LAYERS WITH 2 OZ. CU ON THE OUTER LAYERS AND 1 OZ. CU ON THE INNER LAYERS.
 - -FLAMMABILITY RATING: 94 V-O MINIMUM.
- 3. SIZE: CUT TO DIMENSIONS AND TOLERANCES SHOWN. 0.00" ARE PRIMARY DATUMS.
- 4. DRILLING: -DRILL HOLES PER SCHEDULE. PLATE THROUGH HOLES WITH COPPER, 0.001" THICK MIN.
 - -ALL HOLE SIZES ARE SPECIFIED AFTER PLATING.
 - -HOLE LOCATION TOLERANCES ARE +/-0.003" IN RELATION TO CENTER
- 5. FINISH: -SMOBC USING LPI BOTH SIDES, COLOR GREEN.
 - -GOLD IMMERSION BOTH SIDES.
 - -FOR SILKSCREENS: USE WHITE NON-CONDUCTIVE INK.
- 6. DO NOT ALTER ARTWORK e.g. TO ADD LOGO OR DATE CODE. PAD SIZE CAN BE MODIFIED TO MEET END FINISH.
- 7. PCBS ARE TO BE RoHS COMPLIANT.
- 8. SCORING FOR PANELIZED PCB (PRODUCTION FAB ONLY):



UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	APPROVALS		LINEAR 1630 MCCARTHY BLVD MILPITAS, CA 95035 PH: (408)432–1900		
TOLERANCES: $0.XX'' = \pm 0.01''$	PCB DES.	AK	TECHNOLOGY LTC CONFIDENTIAL- FOR CUSTOMER USE ONLY		
0.XXX" = ±0.005"	APP ENG.	JON M.	TITLE: FABRICATION DRAWING		
INTERPRET DIM AND TOL PER ASME Y14.5M-1994 THIRD ANGLE PROJECTION			isoSPI 12-CELL BATTERY-STACK MONITOR		
0			SIZE IC NO. LTC6811IG-1 REV DEMO CIRCUIT 2259A 2		
<u> </u>	SCALE =	= NONE	FILENAME: DC2259A-2.PCB SHT 1 OF 1		