|  |  |  |
| --- | --- | --- |
|  | Experiment 8Hierarchical Design of a Four Bit Adder (EDA-2) | Michael Ward Section 308 10/17/2019 |

# 10/17/2019

**Objective**

Create a 4-bit adder in Aletra Quartus and simulate it in Model Sim.

**Equipment**

Altera Model Sim

## Procedure

1. Create new project in Altera Model Sim
2. Create new VHD file and code Full adder Code (attachment 1)
3. Save and compile code
4. Create new VHD file and code RCA 4-bit adder Code (attatchment 2)
5. Save and compile code
6. Simulate project using provided test bench file (figure 1)

**Questions** (if applicable)

1. **No questions provided.**

## Results & Conclusion

The lab was successful – everything coded properly and was demonstrated to work via simulation.

## Printouts, Tables, Figures

Attatchement 1: Full adder VHD code



Attatchment 2: RCA 4-bit adder VHD code



Figure 1: Simulation

