

Implemented to learn about/demonstrate the workings of this ADC Architecture, not to design an effective ADC.

Implemented to learn about/demonstrate the workings of this ADC Architecture, not to design an effective ADC.

Sheets/Breakdown:

PWR: Power Input & Voltage Regulation

Input:  
Analog Voltage Input to the ADC

Clock:  
NE555 based Clock used to drive State machine. Adjustable  
in Frequency from approx. 1Hz to 400Hz

State Machine:  
The State machine that sequences the conversion. Consists of:  
Counter: A simple binary counter  
State Decode: A lookup that decodes the counter's output to the various control signals needed.

SA-Register:  
Contains the Successive-Approximation (SA) Register used during conversion.

**Analog:**  
The Analog-domain section of the ADC. This includes the comparator and the DAC. An R2R DAC fed by the binary output of the SA-Register. This output is buffered to remove switching noise.

**Output:**  
Contains the output register into which the result is latched once a conversion finishes. Also contains a simple binary Display of the final conversion result.

Philipp Schilk

Sheet: /  
File: SA-ADC.sch



Title: Schilk\_SA-ADC

Size: A4	Date: 2020-02-03
----------	------------------

KiCad E.D.A.	kicad (5.1.5)–3
--------------	-----------------

Rev: v0.0 (Production)

Id: 1/11




Sheet: /StateMaschine.sch/  
File: StateMaschine.sch

**Title: Schilk\_SA-ADC**

Size: A4  
Date: 2020-02-03  
KiCad E.D.A. kicad (5.1.5)-3

Rev: v0.0  
Id: 2/11



Sheet: /StateMaschine.sch/Counter/  
File: Counter.sch


**Title: Schilk\_SA-ADC**

Size: A4 Date: 2020-02-03

KiCad E.D.A. kicad (5.1.5)-3

**Rev: v0.0**

Id: 3/11



Sheet: /StateMaschine.sch/StateDecode/  
File: StateDecode.sch

### Title: Schilk\_SA-ADC


Size: A4 Date: 2020-02-03

KiCad E.D.A. kicad (5.1.5)-3

Rev: v0.0

Id: 4/11





R2R DAC  
Use Precision Resistors, Optimally <0.5%

Sheet: /Analog/DAC/  
File: DAC.sch


**Title: Schilk\_SA-ADC**


Size: A4 Date: 2020-02-03

KiCad E.D.A. kicad (5.1.5)-3

**Rev: v0.0**

Id: 6/11





Sheet: /Output/  
File: Output.sch

**Title: Schilk\_SA-ADC**


Size: A4 Date: 2020-02-03

KiCad E.D.A. kicad (5.1.5)-3

**Rev: v0.0**

Id: 8/11





Sheet: /Input/  
File: Input.sch


**Title: Schilk\_SA-ADC**

Size: A4 Date: 2020-02-03

KiCad E.D.A. kicad (5.1.5)-3

**Rev: v0.0**

Id: 9/11



OpAmp used as comparator  
needs supply slightly higher than 5v to compare signals close / at 5v.

Specific voltage was choosen, as it both enabled comparing accross  
the whole 0-5v band, and resulted in the opamp outputing around 5V as  
logic-high. (Output of Opamp ist at max aprox. 1.2-1.3 V lower than Supply Voltage)

Sheet: /PWR/  
File: PWR.sch


**Title: Schilk\_SA-ADC**

Size: A4 Date: 2020-02-03

KiCad E.D.A. kicad (5.1.5)-3

**Rev: v0.0**

Id: 10/11



Rev: v0.0  
Id: 11/11