

```

1  #include <lpc214x.h>
2  #define LED_OFF (IO0SET = 1U << 31)
3  #define LED_ON (IO0CLR = 1U << 31)
4
5  #define PLOCK 0x00000400 // Bit mask for checking PLL lock status
6
7  void systeminit(void);
8  void delay_ms(unsigned int t);
9
10 unsigned char getAlphaCode(unsigned char alpha);
11 void alphadisp7SEG(char* buf);
12
13 int main(){
14     IO0DIR |= (1U<<31) | (1U<<19) | (1U<<20) | (1U<<30);
15     LED_ON;
16     delay_ms(500);
17     LED_OFF;
18     while(1){
19         alphadisp7SEG("FIRE ");
20         delay_ms(500);
21         alphadisp7SEG("    ");
22         delay_ms(500);
23     }
24 }
25
26 unsigned char getAlphaCode(unsigned char alpha){
27     switch(alpha){
28         case 'F': return 0x8e;
29         case 'i': return 0xf9;
30         case 'r': return 0xce;
31         case 'e': return 0x86;
32         case ' ': return 0xff;
33         default: break;
34     }
35     return 0xff;
36 }
37
38
39 void alphadisp7SEG(char* buf){
40     unsigned char data, count, i, j;
41     for(i=0; i<5; i++){
42         data = getAlphaCode(*(buf +i));
43         for(j=0; j<8; j++){
44             count = (data & (0x80));
45             if(count != 0){
46                 IO0SET |= 1<<19;
47             }
48             else
49                 IO0CLR |= 1<<19;
50             IO0SET |= 1<<20;
51             delay_ms(1); //since it is not for bouncing effect, 1ms delay is enough for clock pulse
52             IO0CLR = 1<<20;
53             data = (data<<1);
54         }
55     }
56
57     //strobe P0.30
58     IO0SET |= 1U<<30;
59     delay_ms(1);
60     IO0CLR = 1U<<30;
61 }
62
63
64 void delay_ms(unsigned int t){
65     unsigned int i,j;
66     for(i=0; i<t; i++)
67         for(j=0; j<10000; j++);
68 }
69
70
71 void systeminit(void) {
72     PLL0CON = 0x01; // Enable the PLL (PLLE = 1)

```

```
73     PLLOCFG = 0x24;        // Set the multiplier and divider values (M=5, P=2)
74     PLL0FEED = 0xAA;       // Sequence to update PLL registers
75     PLL0FEED = 0x55;
76
77     while (!(PLLOSTAT & PLOCK)); // Wait for the PLL to achieve lock
78
79     PLL0CON = 0x03;         // Connect the PLL (PLLE = 1 and PLLC = 1)
80     PLL0FEED = 0xAA;       // Sequence to update PLL registers after connecting
81     PLL0FEED = 0x55;
82
83     VPBDIV = 0x01;          // Set PCLK = CCLK (PCLK = 60 MHz if CCLK is 60 MHz)
84 }
85
```