

✓ O.S.: - It is the most critical s/w used in a computer system.

- ✓ O.S provides functions to assist in processing & execution of a program
- ✓ Kernel services, Library services & application level services all are part of O.S.


① Processes run application-level services which are linked with libraries that perform standard services.

② Kernel supports processes by providing a path to the peripheral devices.

Kernel is the core of O.S & a permanent resident. It creates & terminates processes & responds to their request for services.

Kernel manages input/output requests from s/w and translates them into data processing "inet" for the CPU.

O.S consists of kernel space & user space



(useful applications & utilities)


LINUX is kernel or O.S

[sic] it doesn't include graphical desktops, file system utilities, text editor, compiler,



O.S is intermediary b/w a user of a computer and the computer h/w.

Abstract view of components of O.S
 (hide the lower level details)



O.S hides the details of how the h/w operates thus making computer h/w relatively easy for an application programmer to use.

Types of O.S

I Batch O.S :- Collection of jobs is called a

Batch. Job is predefined sequence of commands, programs & data that are combined into a single unit - the job - & submitted to the system. The user didn't interact directly with the system.

means doing the same job over & over again.




It is common on mainframe computer, that was purchased specifically, with massive repetitive data processing in mind.

For e.g. A mainframe ^{can be} set up to process 30 million pension statements.

Spare CPU is often idle. ✓

(2) Time sharing Systems :- also called MultiTasking. It uses CPU scheduling & multiprogramming. To provide In time sharing, each user is given a time-slice for executing his job in round-robin fashion. It allows context switch.

Spooling:- simultaneous Peripheral opⁿ on line



It means putting jobs in a buffer. On this device access data at different rates.

e.g. Print Spooling:- In this, documents are loaded into buffer & then the printer pulls them off the buffer at its own rate.

Multiprogramming :- There are one or more programs resident in computer's main memory ready to execute. Only one program at a time gets the CPU for execution while the others are waiting their turn. This is to utilize CPU time. The currently executing program

and transfer control to another program in line.

Main memory — partitions

↓
various jobs.

Multiprocessing :- It refers to CPU rather than running processes.

✓ Multiprocessing refers to underlying hardware (multiple CPU's) while multiprogramming refers to the software.

MultiTasking :- It is the ability of an operating system to execute more than one task simultaneously on a single processor time.



Date : / /
Page No.


or Parallel system
(M.S) or Tightly coupled system

Multiprocessor System :- It has more than one processor in close communication. They share the computer bus, system clock & I/O, O/P devices & sometimes memory.


M.S are of 2 types

Symmetric Asymmetric

Each processor runs an identical copy of the O.S. & they communicate with one another as needed. All CPU shared common memory.



* In asymmetric, each processor is assigned a specific task. It uses master-slave relationship. A master processor controls the system and allocates work to slave processors.



~~processor's
real time~~

Real Time System :- A RTOS is one that reacts to inputs and responds to them quickly. It has well defined, fixed time constraints.

2 types

1. Hard RTOS:- It guarantees that critical tasks to be completed on time. It requires that all delays in the system be bounded.

2. Soft RTOS:- It is a less restrictive type.

Eg HRtos :- Flight simulation, Robotics.

soft :- virtual reality, Multimedia

Parallel & distributed system

Tightly coupled loosely coupled

Advantages of multiprocessor System

- 1) Increased throughput :-
- 2) Increased Reliability :- If one processor fails, rest can take up its work.

The ability to continue providing services proportional to the level of surviving h/w is graceful degradation. Systems designed for graceful degradation are fault Tolerant.

Process:- It is a program in execution.

A program is passive entity such as the contents of a file stored on a disk.

Process is an active entity, with a program counter specifying the next instⁿ to execute and a set of associated resources such as CPU time, memory, files & I/O devices. These resources are allocated to a process when it is created or while it is executing.

Process state:- As a process executes, it changes state.


1) New :- Process is being created

2) Ready :- The process is waiting to be assigned to a processor.

3) Running :- CPU is allocated to process. Instⁿ are being executed.

4) Waiting :- ~~Process is awaiting for events~~. It is waiting for some event to occur.

5) Terminated :- Process has finished execution.



Process Control Block:- Each process is represented by in O.S by PCB.

Process
executing

Pointer	Process state
Process number	
Program counter	→ indicates address of next inst ⁿ to be executed.
Registers	
memory limit	
List of open files	

PCB is just a repository of infoⁿ that may vary from process to process.

When a job is admitted to the system, a process corresponds to the Job is created and ~~is~~ inserted at the back of the ready list. The process gradually moves to the head of the ready list as the processes before it complete their time at using the CPU. When the process reaches the head of the list & when the CPU becomes available, the process is given the CPU & its state changed from ready state to the running state. The assignment of CPU to the first process on the ready list is called Dispatching.

& is performed by dispatcher.

execut

Rse

The

si

For

pm


This

on

That

F

N



CPU switching from process to process.

Process scheduling :-

Threads :- A process is a program that performs single thread of execution.


For e.g. If a process is running a word-processor program, a single thread of ^{instruction is being} ~~execution~~ ..

This single thread allows the process to perform only one task at a time.

That means, user couldn't simultaneously type characters & run the spell checker at the same time.



A thread is a lightweight process (LWP) & is basic unit of CPU utilization & has a thread ID, a program counter, a register set & stack.



Eg 1 A web server accepts client requests for web pages, images, sound etc. A busy web server have several (million) of clients concurrently accessing it. If the web server ran as a single thread process, it would be able to service only one client at a time. Other clients have to wait enormously.

Eg 2 A web browser may have one thread display images or text while another thread retrieves data from the n/w.

2 Types of Threads :- User level.
Kernel level.




User threads :- are above the kernel & without kernel support. The thread library contains code for creating & destroying threads, for passing message ^{& data} b/w threads.

kernel threads :-

Multithreading Models :- Some O.S provide a combined user level thread & kernel level thread facility. Eg Solaris.

- 1) Many to many
- 2) Many to one
- 3) One to one



Q

List 1

- A $\text{run} \rightarrow \text{ready}$
- B $\text{run} \rightarrow \text{blocked}$
- C $\text{blocked} \rightarrow \text{run}$
- D $\text{run} \rightarrow \text{terminated}$

List 2


- 1 not Possible
- 2 When a process terminates itself
- 3 When a process time quantum expires
- 4 When a process issues an I/O request

Codes A B C D

- a) 1 4 3 2
- b) 2 1 3 4
- c) 3 4 1 2
- d) 1 4 3 2

Scheduling Algo1) FCFS

Process	Burst Time
P1	24
P2	3
P3	3

Gantt chart


Waiting Time $P_1 = 0$

$P_2 = 24 - 3 = 21$

$P_3 = 27 - 8 = 19$

$$AWT = \frac{0+24+27}{3} = \frac{51}{3} = 17 \text{ ms}$$

Process	B.T.
P2	3
P3	3
P1	24



ATT

$$P_1 = 30$$

$$P_2 = 3$$

$$P_3 = 6 - \frac{3}{3} = 13 \text{ ms}$$

WT Time $P_1 = 6$ $\therefore AWT = \frac{6+0+3}{3}$

$$P_2 = 0$$

$$P_3 = 3$$

$$= 3 \text{ ms}$$



Conway Effect :- ie all the other processes will


wait for one big process to get off the CPU. This results in lower CPU utilization & device utilization that might be possible if the shorter processes were allowed to go first.

FCFS is nonpreemptive. Once the CPU has been allocated to a process, that process keeps the CPU until it

SJF :- Scheduling is done by examining the length of next CPU burst of a process, rather than its total length.

Process	B.T	
P1	6	
P2	8	
P3	7	
P4	3	

If 2 processes have the same CPU burst then FCFS will break the tie.



$$\text{Wt Time } P1 = 3$$

$$P2 = 16$$

$$P3 = 9$$

$$P4 = 0$$

$$P_1 = 9$$

$$P_2 = 24$$

$$P_3 = 16$$

$$P_4 = 3$$

$$\frac{8}{2} \quad \frac{52}{4} = 13 \text{ ms}$$

$$= \frac{3+16+9+0}{4} = \frac{28}{4} = 7 \text{ ms}$$


Difficulty with SJF is knowing the length of the next CPU request.

A preemptive SJF will preempt the currently executing process, whereas non-preemptive SJF will allow the currently running process to finish its CPU burst.

Date: _____
Page No. _____

Preemptive SJF (Shortest Remaining Time first)

Process	Arrival Time	Burst Time
P1	0	8
P2	1	4
P3	2	9
P4	3	5



$$WT \text{ Time } P1 = 10 - 1 = 9 \text{ ms}$$

$$P2 = 1 - 1 = 0 \text{ ms}$$

$$P3 = 17 - 2 = 15 \text{ ms}$$

$$P4 = 5 - 3 = 2 \text{ ms}$$

$$P_1 = 17$$

$$P_2 = 4$$

$$P_3 = 26 - 2$$

$$P_4 = 10 - 3$$

=

$$AWT = 9 + 0 + 15 + 2 / 4$$

$$= 26 / 4 = 6.5 \text{ ms.}$$


Priority - In this, a priority is associated with each process & the CPU is allocated to the process with the highest 2^{1+2^M} priority. Equal priority processes are scheduled in $\frac{1}{2} FQFS$ order. The larger the CPU burst, the lower the priority & vice versa.

A major problem with this is indefinite blocking (starvation). A process that is ready to run but lacking CPU is considered blocked - waiting for the CPU. A Priority algo can leave some low

priority processes waiting indefinitely for the CPU.

A solution to this is aging in which you will Date: _____
Page No. _____
gradually increase the priority of the process that wait in the system for

Process	Burst Time	Priority
P1	10	3
P2	1	1
P3	2	4
P4	1	5
P5	5	2



$$\text{WT Time} \quad P1 = 6$$

$$P2 = 0$$

$$P3 = 16$$

$$P4 = 18$$

$$P5 = 1$$

$$\begin{aligned} \text{AWT} &= \frac{6+0+16+18+1}{5} = 41/5 \\ &= 8.2 \text{ ms} \end{aligned}$$

Aging
saturation

a long time. Eg If priorities range from 127 (low) to 0 (high), we would decrement the priority by one every 15 min.


Date:

Page No.:

Round Robin : designed specifically for time sharing systems. In this, preemption is added to switch b/w processes. The ready queue is treated as circular queue. The CPU scheduler goes around the ready queue, allocating the CPU to each process for a time interval of upto 1 time quantum. Here we keep the ready queue as a FIFO queue.

Process	Burst Time of processes. New
P1	2
P2	3
P3	3

$$\text{Time Quantum} = \underline{4 \text{ ms}}$$



$$\text{wt Time. } P1 = 10 - 4 = \cancel{6}$$

$$P2 = 4$$

$$P3 = 7$$

$$\text{AWT} = \frac{\cancel{6} + 4 + 7}{3} = \frac{17}{3} = \cancel{5.66} \text{ ms}$$

22
11
23



Q1 Consider a set of 5 processes whose arrival time, CPU time needed & the priority are :-


Process	Arrival Time	(ms)	CPU Time	Priority
P1	0	10.8	5	
P2	0	5.3	2	
P3	2	3.1	1 ✓	highest priority
P4	5	20.9	4	
P5	10	2.8	3	

Q1 using FCFS, calculate AWT Ans 12.8 ms

Q2 using SJF (without Preemption) cal. AWT Ans 6.8

Q3 SJF (with Preemption) cal AWT 5.6

Q4 Priority Scheduling with (Preemption) cal AWT.



$$P1 = 0$$


$$P2 = 10$$

$$P3 = 13 = 0 + 10 + 3 = 13$$

$$P4 = 33 = 0 + 10 + 3 + 15 = 33$$

$$P5 = 28$$

SJF (Without Preem)



$$P1 = 8$$

$$P2 = 0$$

$$P3 = 3$$

$$P4 = 15$$


$$P5 = 8$$

$$8 + 0 + 3 + 15 + 8$$

$$= \frac{34}{5} = 6.8$$

N

SJF (with Preemption)



$$P_1 = 12 - 2 = 10$$

$$10 + 3 + 0 + 15 + 0$$

$$P_2 = 5 - 2 = 3$$

5


$$P_3 = 2 - 2 = 0$$

$$= \frac{28}{5} = 5.6 \text{ ms.}$$

$$P_4 = 20 - 5 = 15$$

5

$$P_5 = 10 - 10 = 0$$

Priority
(Preemption)

$$P_1 = 30$$

$$P_2 = 5 - 2 = 3$$

$$6 + 3 + 5 + 10 + 10 + 10 + 10$$


$$\frac{38}{5} = 7.6 \text{ ms.}$$

$$P_3 = 0$$

$$P_4 = 12 - 2 - 5 = 5$$

Ques	Process	cpu Burst Time	Arrival Time
	P1	5	0
	P2	3	1
	P3	4	2
	P4	1	3

FCFS order (AWT, ATT)



$$P_1 = 0$$

$$P_2 = 5 - 1 = 4$$

$$P_3 = 8 - 2 = 6$$

$$P_4 = 12 - 3 = 9$$

$$\frac{19}{4} = 4.75 \text{ ms.}$$

$$P_1 = 0$$

$$P_2 = 5 - 1 = 3$$

$$P_3 = 8 - 2 = 6$$

$$P_4 = 12 - 3 = 9$$

$$\frac{18}{4} = 4.5 \text{ ms.}$$

ATT (when job submitted in the system)
ATB = 8 ms

N

(MQS)

Multilevel Queue Scheduling :- If processes are divided into diff' groups. A common division is made b/w foreground (or interactive) processes & backgrd (or batch) processes.


Ques P_1, P_2, P_3, P_4 consider $a < b < c < d$
execution time

	BT(ms)
P_1	a
P_2	b
P_3	c
P_4	d

Average Turnaround time

$$\frac{4a + 3b + 2c + d}{4}$$

$$= \frac{(a-0) + (a+b-0) + (a+b+c-0) + (a+b+c+d-0)}{4}$$




Ex

N

divided
made
background

< d
line



-o) Y
so

MQS partitions the ready queue into several separate queues. The processes are permanently assigned to one queue based on process priority, process type & memory size. Each queue has its own scheduling algo. For eg foreground queue might be scheduled by RR & background queue by FCFS.

Foreground queue gets the priority over background queue

Eg Solaris uses MQS




Multilevel Feedback Queue Scheduling

It allows a process to move b/w queues.

If a process uses too much CPU time, it will be moved to a lower priority queue.

Aging
Starvation

Aging is the solⁿ to starvation.



MFQ

A process entering the ready queue is put in queue 0. A process in queue 0 is given a time quantum of 8 ms. If it doesn't finish within this time, it is moved to the tail of queue 1. If queue 0 is empty, the process at the head of queue 1 is given a time quantum of 16 ms. If it doesn't complete, it is preempted & put into queue 2. Process in Q2 are run on FCFS basis, only

Date: / /

Page No.

When Q0 & Q1 are empty




Memory Management

Through CPU scheduling, we showed that CPU can be shared by a set of processes. & we can improve CPU utilization & speed of computer's response to its users.

For this, we have to keep several processes in memory. Memory consists of large array of bytes each with its own address. CPU fetches instruction from memory according to the value of Program Counter. Instruction is then decoded & may cause operands to be fetched from memory. After the instruction has been executed on operands, result is stored back in memory.

The collection of processes that are waiting on the disk to be brought in memory for execution is called Input Queue.

Logical vs Physical Address space




The page is brought from sec mem (disk) to main memory. This mapping from logical to physical is done.

Address generated by CPU is logical address
 " " " Memory unit is Physical address. (Virtual address)

The mapping from virtual address to physical address is done by a H/W device called MMU (Mem Mgmt Unit).

Mem. Mgmt. Schemes



Multiprogramming with fixed Partition

Processes reside in memory & various management policies are developed to provide the solution of this problem.


Partitioned Mem. Mgmt is one method in which physical memory is divided into various sectors called 'partitions' each of which may be allocated to a diffⁿ process.

{ partitions are decided at the time of system generation (at some time prior to the execution of user prgm), but once decided can't be changed.

fixed partition

Ques How will come to know this is ext-frag or int-frag.
 Sol Ext-frag gets introduced in variable partitioning. Int-frag is static.

Partition decided on basis of available physical memory, desired degree of multiprogramming & size of processes.



Problems are :-

- 1) How to allocate a specific partition for a given process?
- 2) What is done when no suitable partition is available for allocation?

For this, we can use the algo Best fit, Worst fit, & First fit

First fit:- We allocate the first hole that is big enough. Stop searching as you obtain a free hole that is large enough to accommodate the coming process.

Best fit:- Allocate the smallest hole that is large enough. Search the entire list



Ques For the & 60
 212 K, & Wi

Solⁿ

0	1
2	
3	
4	

Best fit



NotesHub.co.in | Download Android App


on static. P1 200k Process P comes so 200k is waste
P2 300k Date: _____
P3 500k Page No. _____
P4 600k
It is int frag bcos now this space can't be allocated to another process. Partitions are already done.

unless it is sorted by size. This strategy produces the least size of memory space (fragments).

Worst fit: - We allocate the largest hole. It produces the largest size of unused mem. space.

Ques For the partition of 100K, 500K, 200K, 300K & 600K (in-order), place the processes of size 212K, 417K, 112K & 426K acc to Best, First & Worst fit Algo.







Static partitioning is suitable for static env' where workload is predictable. e.g
Banking system.

Problem with static partitioning is Int. fragmentation.
The difference in size b/w the process and its allocated partition is called Int. fragmentation of memory.

Multiprogramming with variable Partition :- Here the partitions used are of variable length & no. When a process is brought into mem., it is allocated exactly to that amt. of mem. that it needs, not more than that it requires.



Now, P_4
so, O.S.
process
process w/
short le
the d

so, it is

threshold

Now,
swal



O.S	
P1	320 K
P2	224 K
P3	228 K
P4	64 K

Now, P4 comes but 64K is not enough for P4(64K)
 so, O.S swaps out any of the three processes whose execution is completed or the process which is not reqd. presently acc. to short term scheduler. So P2 is swapped out. Now

the diff is

O.S	
P1	
P3	
P4	64

so, it is swapped (Process P4)

O.S	
P1	320 K.
P4	128 K
P3	96 K
P2	228
	64 K.

Now, P2 is again swapped in. So, Process P1 is swapped out.

O.S	
P2	224 K
P4	96 K
P3	96 K
P1	64 K.

Now, the mem. becomes more & more fragmented & is called ext- fragmentation.

① Solution is Compaction:- [It is feasible only in dynamic env^r]. It is time consuming process.

② Solⁿ is { Worst fit |
Best fit |
First fit | }

Solⁿ for static partition mgmt - overlays or swapping is used.

Paging :- It is the solution for ext- fragmentation if the chunks have to be of same size for all processes ready for execution then the mem. mgmt. scheme is called Paging.

Paging permits the physical address space to be non-contiguous. Initially, paging was used with the h/w support.

Physical mem. is divided into fixed-size blocks called frames

Logical address space is splitted into pages.

When a process is executed its pages are loaded into any available mem. frame from the backing store.

An address translation scheme is used to map

the logical
Since, each
page for
need not
memory

CPU

Every
page in
an
conta
physic
page

✓


✓ O.S

n

N

P | d
m-n nDate: / /
Page No. MM

the logical pages to their physical counterparts. Since, each page is mapped separately, diffn page frames allocated to a single process need not occupy contiguous areas of physical memory.

Paging h/w

Every address generated by CPU is divided into page no (P) and offset (d). The page no is used as an index into page table. The page table contains the base address of each page in physical mem. This page address is combined with page offset to define the physical mem. address

✓ Page size = frame size

✓ O.S. keeps track of all free frames. O.S needs n free frames to run a program of size n pages.

No. of pages = Logical Add. space
page size

No. of frame = Physical address space
frame size.

- ✓ Whenever Paging is applied, the page table will be maintained. It contains the frame no.

Q9

Page 0
Page 1
Page 2
Page 3

Page no.	Page frame no.
0	1
1	4
2	3
3	7

logical

mem.

0	Page 0
1	
2	
3	Page 2
4	Page 1
5	
6	
7	Page 3

Physical
mem

Let Logical address 0 is page 0, offset 0.
Indexing into page table, we find that Page 0 is in frame 5.

Logical address 0 maps to physical address 20

$$20 = \underset{\text{frame no.}}{\downarrow} 5 \times \underset{\text{page size}}{\downarrow} 4 + \underset{\text{offset}}{\downarrow} 0$$

✓ Logical address 3 (Page 0, offset 3)

$$= 5 \times 4 + 3$$

$$= 23$$

frame 3 maps to page 23 or physical address 23.

Page	frame	offset
0	1	0
1	3	1
2	7	2
3	11	3
4	15	4

Imppt Pl

will

will

2) Pa

will

3) p

4)



~~for Paging eg. for a 32 byte mem. with 4 byte page~~


0	a
1	b
2	c
3	d
4	e
5	f
6	g
7	h
8	i
9	j
10	k
11	l
12	m
13	n
14	o
15	p

4 bytes (frame)

Page no frame no.

0	5
1	6
2	1
3	2

Page table



4 byte page,

Impt pts

- 1) whenever the process is created the paging will be applied on process & the page table will be created & the Base address of page Table will be stored in PCB.
- 2) Paging is w.r.t every process & every process will have its own page table.
- 3) page table of the process will be stored in the main memory.
- 4) NO ext. frag. in paging.



3) The int. fragmentation in the paging exist in the last page. The int. frag in paging considered as $P/2$ where P = page size.
Last page may not be full always.

e.g. Logical add space = 16 kB

page size = 3 kB

$$\text{no. of pages} = \frac{16}{3} = 5.33 \approx 6$$



Here, we need to take 6 pages. \therefore 5 pages are full & in last there is 77% internal frag in the last page.

H/W support for paging (or Paging H/w with TLB)



With paging scheme, two memory accesses are needed to access a ^{actual page} byte (one for page table entry, one for the byte). Thus, mem. access is slowed by a factor of 2. This delay would be intolerable under most cases.

So, TLB (Translation lookaside buffer) is used to improve the performance of paging. It is associative, high speed memory. When a logical address is generated by the CPU, its page no. is presented to the TLB. If the page no. is found, its frame no. is immediately available & is used to access memory. If page no. is not in the TLB (TLB miss), a mem. reference to the page table must be made.

Flowchart



N

Flowchart for TLB

Assignment 1

explain

- Q1 What are threads? Types & Models of thread too.
- Q2 Explain hashed page, inverted & hierarchical paging.
- Q3 What is Interprocess communication?
- Q4 Explain long term & short term scheduler.


Q5

Process	AT	BT
P ₁	0.0	8
P ₂	0.4	4
P ₃	0.8	1

use SJF (preemptive), cal. AWF.

- Q6 Why page size is always a power of 2?

- Q Mem partitions with used & unused block are given. Addⁿ requests for 200K, 100K & 50K (in order) are received. At what starting address will each of the addⁿ requests be allocated for following allocation?

first fit

page If the capacity of phy. mem is m & the size of each page is p then no. of frames in physical mem is

$$f = \frac{m}{p}$$

m & p are integer power of 2.



Q1 Consider a logical address space of eight pages of 1024 words, each mapped onto a physical mem of 32 frames then

- (i) How many bits are in logical address?
- (ii) " " " " " Physical "

Q2 How many pages will be reqd to convert a logical add. of 18 bits into physical address during mapping if the size of each page is 1K.

Solⁿ

Page no	P_d	Page offset
---------	-------	-------------

$$m-n \\ 18-10=8 \text{ bits}$$

size of logical address is 2^m

Page size is 2^n

Given logical address is 18 bits

$$\therefore \text{it is } 2^{18}$$

$$2^m = 2^{18}$$

~~$m = 18$~~

$$\text{Page size} = 1 \text{ K} = 1024 = 2^{10}$$

$$2^n = 2^{10}$$




$$\underline{n = 10 \text{ bits}}$$

So, no. of pages reqd = 2^8 .

$$2^{18} - 2^{10} = \underline{\underline{8 \text{ bits}}}$$

Segmentation - another technique

for non-contiguous mem. allocation. Segments are logical divisions of a program & hence are of variable size. In this, we divide the logical address space into segments. Division can be main program, set of subroutines, procedures, functions & set of data structures.

H/W Support in Segmentation Segment table

	limit	base	
0	1000	1400	1400
1	400	6300	3200
2	400	4300	4300
3	1100	3200	4700
4	1000	4700	5700

Seg. Table

phy. mem

N

Steps for Address Translation

1. Seg. no. is extracted from logical address by dividing the address into segment no. & offset.
If there are 2^n segments, then n higher order bits in the logical address space specify the seg. no & the remaining no. give the offset.
2. If the seg. no. is greater than max no. of segments, a trap is generated to the O.S.
It indicates that an attempt has been made to access an illegal start.
3. Else, Segment table entry is accessed:
 - a) If segment offset is $>$ (greater than) seg.size, a trap indicating "out of range" will be generated.
 - b) If process doesn't have permission to access that segment, a trap indicating "protection violation" will be generated.
4. Otherwise, physical add. (segment base + offset) is returned.

Q Consider the segment table

Segment	Base	Length/limit
0	219	600
1	2300	14
2	900	100
3	1327	580
4	1952	96

Q Cal. Physical address for following logical address

0430, 110, 2500, 3400, 4172

Soln for given logical address, first digit refers to segment no. & remaining digits refers to offset value (d)

i.e. 0430

↓ ↓
segno offset value

$$\begin{aligned} \text{So, Physical address for } 0430 \\ = \text{base} + \text{offset (430)} \\ = 219 + 430 = 649 \end{aligned}$$

for 110

↓ ↓
seg offset

$$2300 + 10 = 2310$$

for 2500

↓ ↓
seg offset

$$90 + 500 = 590 \text{ (illegal address)}$$

$$3410 = 1327 + 410 = 1727$$

4112 illegal address. (out of limit
offset)

Virtual Memory

In contiguous & Non contiguous mem. allocation, the entire process was in the main memory at the time of its execution. Due to low priority, if a process is reqd. to be removed temporarily from main mem., then the entire process has to be swapped out. When it is again reqd. then the entire process is brought back into the main mem. called as swapped in. This technique of temporarily removing inactive progs. from main memory & bringing it again in main mem is swapping. This scheme is good



but has a drawback. If the physical memory is limited then the no. of processes it can hold at any time & hence degree of multiprogramming become limited.

Thus, another method is evaluated in which we keep only a part of the process in the memory & other part on the disk (sec. storage). This technique is virtual mem. mgmt.

So, Virtual mem. is an illusion that a computer system possesses more mem. than it is actually having.

Virtual mem. is implemented by Demand Paging.


In Demand paging, a page is brought into memory for its execution only when it is demanded, else it remains on disk.

Req. is - that the complete program should be present in the backing storage (disk) in form of pages. A lazy swapper is used, which swap the pages when it is needed.

Adv

- 1) Reduced mem. requirement
- 2) Swap time is also reduced
- 3) Increased degree of multiprogramming.





Transfer of a paged memory to contiguous disk space.

Disadv

using this method, swapping is done using hit & trial method. for eg, if a program is having 5 pages: 0, 1, 2, 3, 4 & out of these only pages 0, 3, 4 are loaded into memory at the time of execution state. If the program tries to access the address of page number 2, then there will be an error as this page is not present in main memory since it was not loaded at the time of swapping from disk to main mem.

This error is called page fault error.

In this case, operating system must bring the reqd. page into the mem. before the execution of that instr can restart.

② Optin
rat



Page Replacement Algorithm

or frame " "

① FIFO :- simplest, it associates with each page the time when that page was brought into memory. When a page must be replaced, the oldest page is chosen. Page is inserted at tail of queue and being replaced at the head of queue. Its performance is not always good.

Cof Reference String :-

7	0	1	2	0	3	0	4	2	3	0
7	7	7	2	0	2	2	4	4	4	0
7	0	0	0	3	3	1	3	2	2	2
1	1	1	1	1	0	0	0	0	3	3
3	2	1	2	0	1	1	7	7	7	0
0	0	/	/	/	7	7	7	7	7	0
1	1	1	1	1	0	0	0	0	0	0
3	2	1	2	0	3	2	2	2	1	0

② Optimal Page Replacement :- It has the lowest page fault rate of all algorithms & never suffers from Belady's Anomaly. It says "Replace the page that will not be used for longest period of time".

7	0	1	2	0	3	0	4	2	3	0
7	7	7	2	0	2	0	4	3	2	0
7	0	0	0	3	3	1	3	2	2	-3
1	1	1	1	1	0	0	0	0	0	0
3	2	1	2	0	1	1	7	0	1	0
2	0	/	/	/	7	0	7	0	1	0
0	1	1	1	1	0	0	0	0	0	0
3	2	1	2	0	3	2	2	1	0	0

But it is difficult to implement as it requires future knowledge of the reference string.

③ LRU Page Replacement (Least Recently used).

It associates with each page the time of that page's last use. When a page must be replaced, LRU chooses that page that has not been used for the longest pd. of time.

7	0	1	2	0	3	0	4	2	3
7	7	7	2	0	2	0	4	4	4
0	0	0	0	3	0	3	0	0	3
1	1	1	1	3	3	3	2	2	2
2	2	2	2	1	1	1	1	1	1
0	3	2	1	2	0	1	7	0	1
0					1		1		
3					0		0		
2					2		7		

Ques Using FIFO & optimal, calculate fault in each. All frames are initially empty & there are 2 frames & three frames.


1	1	2	2	1	4	2	3	3
1		1			1		3	
2		2			2		2	
					4		4	
5	5	4						
3								
5								
4								

$$\text{No. of page fault} = 5$$

$$\text{Rate of page fault} = \frac{\text{No. of page fault}}{\text{No. of frame}} = \frac{5}{3} \text{ Ans.}$$

Ques Con 46
prim 24
consum 16
Thrash 16
In p

N



98
105

② frames Ans 6 Page fault using FIFO
5 1 11 11 Optimal.

Thrashing :- The phenomenon of moving pages from primary to secondary storage or vice-versa consumes a lot of computer's memory. This is thrashing if a process is spending more time in paging rather than executing.

Ques Consider the following sequence of mem. ref. from 460 words prgms 10, 11, 104, 170, 73, 309, 185, 245, 246, 434, 458, 364

Give the reference string assuming a page size of 100 words.

Ans Page size = 100 words.

Mem. ref. 10 will be made by Page 1

11	1
104	2
170	2
73	1
-309	4
185	2
245	3
246	3
434	5
458	5
364	4

1, 1, 2, 2, 1, 4, 2, 3, 3, 5, 5, 4.

(iii) Given size of Pr. Mem = 200 words

Page size = 100 words

$$\text{No. of frames} = \frac{200}{100} = 2 \quad \checkmark$$

Now, use LRU & find no. of page faults.